| Motore di ricerca datesheet componenti elettronici |
|
7480 Scheda tecnica(PDF) 88 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7480 Scheda tecnica(HTML) 88 Page - Renesas Technology Corp |
|
88 / 337 page ![]() 1-71 1.12 Timer X and Timer Y HARDWARE 7480 Group and 7481 Group User's Manual Figure 1.12.11 Operation Example in Pulse Output Mode RL Count source 000016 TL Timer X stop control bit CNTR0 pin output ‘0’ is written ‘0’ is written ‘1’ is written Time Count start Count stop UF H Count start Timer X interrupt request bit 1 A A A A 2 3 5 6 4 RL RL RL UF UF UF 7 8 Writing to timer X (Note 2) Notes 1: In this case, timer X write control bit is ‘0’ (writing to timer and timer latch simultaneously). 2: In this case, timer X write control bit is ‘1’ (writing to only timer latch). TL RL UF H : Setting value to timer X : Contents of timer latch is reloaded : Underflow : Pulse width A : Clearing by writing ‘0’ to interrupt request bit or accepting interrupt request H(s) = 1 Count source frequency × (Setting value to timer X + 1) CNTR0 edge selection bit 9 ‘1’ is written Writing to timer X (Note 1) Undefined Initialized when writing to timer X |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |