Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

7480 Scheda tecnica(PDF) 68 Page - Renesas Technology Corp

Il numero della parte 7480
Spiegazioni elettronici  8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 7470 SERIES
PDF  337 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7480 Scheda tecnica(HTML) 68 Page - Renesas Technology Corp

Back Button 7480 Datasheet HTML 64Page - Renesas Technology Corp 7480 Datasheet HTML 65Page - Renesas Technology Corp 7480 Datasheet HTML 66Page - Renesas Technology Corp 7480 Datasheet HTML 67Page - Renesas Technology Corp 7480 Datasheet HTML 68Page - Renesas Technology Corp 7480 Datasheet HTML 69Page - Renesas Technology Corp 7480 Datasheet HTML 70Page - Renesas Technology Corp 7480 Datasheet HTML 71Page - Renesas Technology Corp 7480 Datasheet HTML 72Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 337 page
background image
7480 Group and 7481 Group User's Manual
1-51
HARDWARE
1.11 Interrupts
Processing Before Interrupt Service Routine
When an interrupt request is accepted, the interrupt service routine is started after the following are
performed.
Œ the instruction being executed at the generation of the interrupt request is completed
 the pipeline postprocessing
Ž the pushing onto the stack, and vector fetch
Figure 1.11.9 shows the processing time from the interrupt generation until the execution of an interrupt
service routine, and Figure 1.11.10 shows a timing at interrupt acceptance.
Figure 1.11.9 Processing Time from Interrupt Generation until Execution of Interrupt Service Routine
Figure 1.11.10 Timing at Interrupt Acceptance
Waiting time for
pipeline
postprocessing
Main routine
Push onto stack
Vector fetch
Interrupt service
routine
Interrupt request is generated
Interrupt service routine starts
2 cycles
5 cycles
Note: At the DIV instruction executed.
7 to 23 cycles
(At internal system clock
φ = 4 MHz, 1.75 µs to 5.75 µs)
0 to 16 cycles (Note)
Waiting time for
pipeline
postprocessing
Push onto stack
Vector fetch
Interrupt service routine starts
SYNC
Address bus
Data bus
PC
SYNC:
BL, BH:
AL, AH:
SPS:
CPU operation code fetch cycle
(This is an internal signal which cannot be examined from the external.)
Vector address of each interrupt
Jump address of each interrupt
‘0016’ or ‘0116
(when the stack page selection bit is ‘0’, SPS is ‘0016’, and when the bit is ‘1’, SPS is ‘0116’)
S, SPS
S-1, SPS S-2, SPS
BL
BH
AL, AH
Not used
PCH
PCL
PS
AL
AH
R/W
φ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com