| Motore di ricerca datesheet componenti elettronici |
|
7480 Scheda tecnica(PDF) 127 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7480 Scheda tecnica(HTML) 127 Page - Renesas Technology Corp |
|
127 / 337 page ![]() 7480 Group and 7481 Group User's Manual 1-110 1.14 Serial I/O HARDWARE Overrun Error Flag (OE: bit 3) This flag indicates the status of reading receive data. • When the next receive data is stored completely in the receive shift register before the receive data stored in the receive buffer register is read through, this flag is set to ‘1’. • This flag is cleared to ‘0’ by any operations listed in Table 1.14.1. This flag is valid in both clock synchronous serial I/O and UART. Parity Error Flag (PE: bit 4) This flag indicates the result of checking even or odd parity by hardware in UART. • This flag is set to ‘1’ when the parity of the receive data differs from the predetermined parity. • This flag is cleared to ‘0’ by any operation listed in Table 1.14.1. This flag is valid only at parity enable in UART. Framing Error Flag (FE: bit 5) This flag indicates faults of frame synchronization in UART. • When the stop bit of receive data is not received at the specified timing, this flag is set to ‘1’. Only the first stop bit is tested and the second stop bit is not tested. • This flag is cleared to ‘0’ by any operation listed in Table 1.14.1. This flag is valid only in UART. Summing Error Flag (SE: bit 6) This flag indicates faults of serial I/O. • When the overrun error, parity error or framing error occurs, this flag is set to ‘1’. • This flag is cleared to ‘0’ by any operation listed in Table 1.14.1. This flag is valid in both clock synchronous serial I/O and UART. [Clearing Error Flag] Error flags (bits 3 to 6) of the serial I/O status register are cleared to ‘0’ by any operation listed in Table 1.14.1. Table 1.14.1 Clearing Error Flags Error Flag Overrun Error Flag Parity Error Flag Framing Error Flag Summing Error Flag Dummy Data is Written to Serial I/O Status Register O O O O Set Serial I/O Enable Bit to ‘0’ O × × × Set Receive Enable Bit to ‘0’ O O O O Clearing Method |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |