 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
AM186EM-33VC/W Scheda tecnica(PDF) 67 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM186EM-33VC/W Scheda tecnica(HTML) 67 Page - Advanced Micro Devices |
|
|
67 / 98 page  Am186/188EM and Am186/188EMLV Microcontrollers 67 P R E L IMINAR Y SWITCHING CHARACTERISTICS over COMMERCIAL operating range Write Cycle (33 MHz and 40 MHz) Notes: All timing parameters are measured at 1.5 V with 50 pF loading on CLKOUTA unless otherwise noted. All output test conditions are with CL = 50 pF. For switching tests, VIL = 0.45 V and VIH = 2.4 V, except at X1 where VIH = VCC – 0.5 V. a Equal loading on referenced pins. b This parameter applies to the DEN, INTA1–INTA0, WR, WHB, and WLB signals. Preliminary Parameter 33 MHz 40 MHz No. Symbol Description Min Max Min Max Unit General Timing Responses 3 tCHSV Status Active Delay 0 15 0 12 ns 4 tCLSH Status Inactive Delay 0 15 0 12 ns 5 tCLAV AD Address Valid Delay and BHE 0 15 0 12 ns 6 tCLAX Address Hold 0 25 0 20 ns 7 tCLDV Data Valid Delay 0 15 0 12 ns 8 tCHDX Status Hold Time 0 0 ns 9 tCHLH ALE Active Delay 15 12 ns 10 tLHLL ALE Width tCLCL–10= 20 tCLCL–5 =20 ns 11 tCHLL ALE Inactive Delay 15 12 ns 12 tAVLL AD Address Valid to ALE Low(a) tCLCH tCLCH ns 13 tLLAX AD Address Hold from ALE Inactive(a) tCHCL tCHCL ns 14 tAVCH AD Address Valid to Clock High 0 0 ns 16 tCLCSV MCS/PCS Active Delay 0 15 0 12 ns 17 tCXCSX MCS/PCS Hold from Command Inactive(a) tCLCH tCLCH ns 18 tCHCSX MCS/PCS Inactive Delay 0 15 0 12 ns 19 tDXDL DEN Inactive to DT/R Low(a) 0 0 ns 20 tCVCTV Control Active Delay 1(b) 0 15 0 12 ns 22 tCHCTV Control Active Delay 2 0 15 0 12 ns 23 tLHAV ALE High to Address Valid 10 7.5 ns Write Cycle Timing Responses 30 tCLDOX Data Hold Time 0 0 ns 31 tCVCTX Control Inactive Delay(b) 0 15 0 12 ns 32 tWLWH WR Pulse Width 2tCLCL–10 =50 2tCLCL–10 =40 ns 33 tWHLH WR Inactive to ALE High(a) tCLCH–2 tCLCH–2 ns 34 tWHDX Data Hold after WR(a) tCLCL–10= 20 tCLCL–10= 15 ns 35 tWHDEX WR Inactive to DEN Inactive (a) tCLCH–5 tCLCH ns 65 tAVWL A Address Valid to WR Low tCLCL+tCHCL –3 tCLCL+tCHCL –1.25 ns 67 tCHCSV CLKOUTA High to LCS/UCS Valid 0 15 0 10 ns 68 tCHAV CLKOUTA High to A Address Valid 0 15 0 10 ns 87 tAVBL A Address Valid to WHB, WLB Low tCHCL–3 15 tCHCL–1.25 12 ns |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
