Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

LM98640CVAL Scheda tecnica(PDF) 40 Page - Texas Instruments

Il numero della parte LM98640CVAL
Spiegazioni elettronici  LM98640QML-SP Radiation Hardness Assured (RHA), Dual Channel, 14-Bit, 40-MSPS Analog Front End With LVDS Output
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI2 [Texas Instruments]
Homepage  https://www.ti.com
Logo TI2 - Texas Instruments

LM98640CVAL Scheda tecnica(HTML) 40 Page - Texas Instruments

Back Button LM98640CVAL Datasheet HTML 36Page - Texas Instruments LM98640CVAL Datasheet HTML 37Page - Texas Instruments LM98640CVAL Datasheet HTML 38Page - Texas Instruments LM98640CVAL Datasheet HTML 39Page - Texas Instruments LM98640CVAL Datasheet HTML 40Page - Texas Instruments LM98640CVAL Datasheet HTML 41Page - Texas Instruments LM98640CVAL Datasheet HTML 42Page - Texas Instruments LM98640CVAL Datasheet HTML 43Page - Texas Instruments LM98640CVAL Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 55 page
background image
40
LM98640QML-SP
SNAS461G – MAY 2010 – REVISED NOVEMBER 2018
www.ti.com
Product Folder Links: LM98640QML-SP
Submit Documentation Feedback
Copyright © 2010–2018, Texas Instruments Incorporated
Table 6. Register Definitions - Analog Configuration (continued)
ADDRESS
(BINARY)
REGISTER
TITLE
BASELINE
(BINARY)
BIT(s)
DESCRIPTION
00 0011
ADC Power Trimming
0101 1011
[7:0]
ADC Power Trimming Register.
[7:6]
Reserved. Set to 2'b01.
[5:3]
ADC Current Trimming 2(Not Binary Weighted)
000 25% Power
001 50% Power
011 75% Power (Default)
111 100% Power
[2:0]
ADC Current Trimming 1 (Not Binary Weighted)
000 25% Power
001 50% Power
011 75% Power (Default)
111 100% Power
00 0100
VCLP Control
0111 0100
[7:0]
Voltage Clamp Buffer Control Register.
[7]
Not Used
[6]
Buffer Enable
0 Disabled. Resistor Ladder is driving VCLP pin.
1 Enabled. Resistor Ladder is buffered to VCLP pin.
[5]
VCLP Enable
0 Disabled. VCLP pin can be externally driven.
1 Enabled. VCLP pin is in output mode.
[4:0]
Voltage Level of VCLP pin.
VCLP range is 200mV to 3.1V in 100mV steps for (binary) settings
00000 to 11101. Settings 11110 and 11111 are not used.
00 0101
LVDS Output Modes
0000 1110
[7:0]
LVDS Output Configuration Register.
[7]
Serializer Data Reset. (Not self-clearing)
[6:4]
Not Used.
[3]
LVDS Output Mode
0 Dual Lane Mode (see Output Mode 1 - Dual Lane)
1 Quad Lane Mode (see Output Mode 2 - Quad Lane)
[2]
LVDS Driver Enable.
0 LVDS Drivers Disabled
1 LVDS Drivers Enabled
(Note: In Dual Lane Mode TX0 and TX3 are disabled regardless of
driver enable)
[1:0]
LVDS Amplitude and Common Mode Voltage.
00 250mV (1.2V DC Offset)
01 300mV (1.2V DC Offset)
10 350mV (1.1V DC Offset)
11 400mV (1.1V DC Offset)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com