H8SSLASH2224 datasheet(418/1071 Pages) RENESAS

418 / 1071 page

Section 10 I/O Ports

Rev. 5.00 Aug 08, 2006 page 332 of 982

REJ09B0054-0500

• PA0/A16

The pin functions are switched as shown below according to the combination of operating

mode, AE3 to AE0 bits in PFCR and the PA0DDR bit.

Operating

mode

Modes 4 to 6

Mode 7

AE3 to AE0

Other than

(B'0xxx or B'1000)

B'0xxx or B'1000



PA0DDR



010

Pin functions

A16 output pin

PA0 input pin

PA0 output

pin*

PA0 input pin

PA0 output

pin*

Note:

* When PA0ODR in PAODR is set to 1, the corresponding pin functions as NMOS open

drain output.

10.6.7

Input Pull-Up MOS States in Port A

Port A has a built-in input pull-up MOS function that can be controlled by software. Input pull-up

MOS can be specified as on or off on an individual bit basis.

Table 10.2 summarizes the input pull-up MOS states.

Table 10.2 Input Pull-Up MOS States in Port A

Pin States

Power-on

Reset

Hardware

Standby

Mode

Manual

Reset

Software

Standby

Mode

In Other

Operations

Address output,

Port output, SCI

output

OFF

Port input, SCI input

OFF

ON/OFF

Legend:

OFF:

Input pull-up MOS is always off.

ON/OFF: On when PADDR = 0 and PAPCR = 1; otherwise off.

10.7

Port B

Port B is a 8-bit I/O port. Port B has the following registers.

• Port B data direction register (PBDDR)

• Port B data register (PBDR)

• Port B register (PORTB)

H8S/2224 Scheda tecnica(PDF) 418 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 418 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL