H8SSLASH2224 datasheet(696/1071 Pages) RENESAS

696 / 1071 page

Section 15 Serial Communication Interface (SCI)

Rev. 5.00 Aug 08, 2006 page 610 of 982

REJ09B0054-0500

15.7

Operation in Smart Card Interface

The SCI supports an IC card (Smart Card) interface that conforms to ISO/IEC 7816-3

(Identification Card) as a serial communication interface extension function. Switching between

the normal serial communication interface and the Smart Card interface mode is carried out by

means of a register setting.

15.7.1

Pin Connection Example

Figure 15.24 shows an example of connection with the Smart Card. In communication with an IC

card, as both transmission and reception are carried out on a single data transmission line, the TxD

pin and RxD pin should be connected to the LSI pin. The data transmission line should be pulled

up to the VCC power supply with a resistor. If an IC card is not connected, and the TE and RE bits

are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried

out. When the clock generated on the Smart Card interface is used by an IC card, the SCK pin

output is input to the CLK pin of the IC card. This LSI port output is used as the reset signal.

TxD

RxD

This LSI

VCC

I/O

Connected equipment

IC card

Data line

Clock line

Reset line

CLK

RST

SCK

Px (port)

Figure 15.24 Schematic Diagram of Smart Card Interface Pin Connections

15.7.2

Data Format (Except for Block Transfer Mode)

Figure 15.25 shows the transfer data format in Smart Card interface mode.

• One frame consists of 8-bit data plus a parity bit in asynchronous mode.

• In transmission, a guard time of at least 2 etu (Elementary Time Unit: the time for transfer of 1

bit) is left between the end of the parity bit and the start of the next frame.

• If a parity error is detected during reception, a low error signal level is output for one etu

period, 10.5 etu after the start bit.

• If an error signal is sampled during transmission, the same data is retransmitted automatically

after a delay of 2 etu or longer.

H8S/2224 Scheda tecnica(PDF) 696 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 696 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL