H8SSLASH2224 datasheet(697/1071 Pages) RENESAS

697 / 1071 page

Section 15 Serial Communication Interface (SCI)

Rev. 5.00 Aug 08, 2006 page 611 of 982

REJ09B0054-0500

When there is no parity error

Transmitting station output

When a parity error occurs

Transmitting station output

Receiving station

output

Start bit

Data bits

Parity bit

Error signal

Legend:

Ds:

D7 to D0:

Dp:

DE:

Figure 15.25 Normal Smart Card Interface Data Format

Data transfer with other types of IC cards (direct convention and inverse convention) are

performed as described in the following.

(Z)

State

Figure 15.26 Direct Convention (SDIR = SINV = O/

EEEE = 0)

With the direction convention type IC and the above sample start character, the logic 1 level

corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order.

The start character data above is H'3B. For the direct convention type, clear the SDIR and SINV

bits in SCMR to 0. According to Smart Card regulations, clear the O/

E bit in SMR to 0 to select

even parity mode.

(Z)

State

Figure 15.27 Inverse Convention (SDIR = SINV = O/

EEEE = 1)

With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to

state Z, and transfer is performed in MSB-first order. The start character data for the above is

H'3F. For the inverse convention type, set the SDIR and SINV bits in SCMR to 1. According to

Smart Card regulations, even parity mode is the logic 0 level of the parity bit, and corresponds to

H8S/2224 Scheda tecnica(PDF) 697 Page - Renesas Technology Corp