H8SSLASH2224 datasheet(736/1071 Pages) RENESAS

Il numero della parte	H8S/2224

Spiegazioni elettronici	16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series

PDF	1071 Pages

Scroll/Zoom	100%

Produttore elettronici	RENESAS [Renesas Technology Corp]

Homepage	http://www.renesas.com

Logo

736 / 1071 page

Section 16 I

2C Bus Interface (IIC) (Option)

Rev. 5.00 Aug 08, 2006 page 650 of 982

REJ09B0054-0500

Bit

Bit Name

Initial

Value

R/W

Description

AASX

R/(W)* Second Slave Address Recognition Flag

[Setting condition]

When the second slave address is detected in slave receive

mode and FSX = 0

[Clearing conditions]

• When 0 is written in AASX after reading AASX = 1

• When a start condition is detected

• In master mode

3AL

R/(W)* Arbitration Lost Flag

Indicates that bus arbitration was lost in master mode.

[Setting conditions]

• When the internal SDA and SDA pin do not match at the

rise of SCL

• When the internal SCL is high at the fall of SCL

[Clearing conditions]

• When 0 is written in AL after reading AL = 1

• When ICDR data is written (transmit mode) or read

(receive mode)

AAS

R/(W)* Slave Address Recognition Flag

[Setting condition]

When the slave address or general call address (one frame

including a R/

W bit is H'00) is detected in slave receive

mode and FS = 0

[Clearing conditions]

• When ICDR data is written (transmit mode) or read

(receive mode)

• When 0 is written in AAS after reading AAS = 1

• In master mode

H8S/2224 Scheda tecnica(PDF) 736 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 736 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL