H8SSLASH2224 datasheet(815/1071 Pages) RENESAS

815 / 1071 page

Section 20 Flash Memory (F-ZTAT Version)

Rev. 5.00 Aug 08, 2006 page 729 of 982

REJ09B0054-0500

• 128-kbyte Flash Memory

Bit

Bit Name Initial Value R/W

Description

7 to 2 —

All 0

R/W

Reserved

Initial values should not be changed.

EB9

R/W

When this bit is set to 1, 32 kbytes of EB9

(H'018000 to H'01FFFF) will be erased.

EB8

R/W

When this bit is set to 1, 32 kbytes of EB8

(H'010000 to H'017FFF) will be erased.

20.5.5

RAM Emulation Register (RAMER)

RAMER specifies the area of flash memory to be overlapped with part of RAM when emulating

real-time flash memory programming. RAMER settings should be made in user mode or user

program mode. To ensure correct operation of the emulation function, the ROM for which RAM

emulation is performed should not be accessed immediately after this register has been modified.

Normal execution of an access immediately after register modification is not guaranteed.

Bit

Bit Name Initial Value R/W

Description

7 to 5 —

All 0

Reserved

These bits are always read as 0.

4—

R/W

Reserved

Only 0 should be written to this bit.

RAMS

R/W

RAM Select

Specifies selection or non-selection of flash memory

emulation in RAM. When RAMS = 1, the flash memory is

overlapped with part of RAM, and all flash memory block

are program/erase-protected.

H8S/2224 Scheda tecnica(PDF) 815 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 815 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL