Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2224 Scheda tecnica(PDF) 238 Page - Renesas Technology Corp

Il numero della parte H8S/2224
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 238 Page - Renesas Technology Corp

Back Button H8S/2224 Datasheet HTML 234Page - Renesas Technology Corp H8S/2224 Datasheet HTML 235Page - Renesas Technology Corp H8S/2224 Datasheet HTML 236Page - Renesas Technology Corp H8S/2224 Datasheet HTML 237Page - Renesas Technology Corp H8S/2224 Datasheet HTML 238Page - Renesas Technology Corp H8S/2224 Datasheet HTML 239Page - Renesas Technology Corp H8S/2224 Datasheet HTML 240Page - Renesas Technology Corp H8S/2224 Datasheet HTML 241Page - Renesas Technology Corp H8S/2224 Datasheet HTML 242Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 238 / 1071 page
background image
Section 5 Interrupt Controller
Rev. 5.00 Aug 08, 2006 page 152 of 982
REJ09B0054-0500
DMAC*
Selection
circuit
DTCER
DTVECR
Control logic
Determination of
priority
CPU
DTC
Selection
signal
IRQ
interrupt
Internal
peripheral
function
modules
Clear
signal
Interrupt controller
I, I2 to I0
Interrupt source
clear signal
Interrupt request
DTC start
request vector
number
CPU interrupt
request vector
number
SWDTE
clear signal
Clear signal
Note: * Supported only by the H8S/2239 Group.
Figure 5.8 DTC and DMAC* Interrupt Control
(1) Interrupt Source Selection
The DMAC* startup sources are directly input to each channel. The startup source for each
DMAC* channel is selected by the DMACR DTF3 to DTF0 bits. Whether or not the selected
startup source is managed by the DMAC* can be selected with the DMABCR DTA bit. If the
DTA bit is set to 1, the interrupt source that has become the DMAC* startup source will not be
either a DTC startup source or a CPU interrupt source.
Interrupt sources other than the interrupt managed by the DMAC* are selected to be DTC startup
sources or CPU interrupt requests by the DTC DTCERA to DTCERF DTCE bits.
After a DTC data transfer, a CPU interrupt can be requested by clearing the DTCE bit to 0 by
specifying that with the DTC MRB DISEL bit.
Note that when the DTC has performed the stipulated number of data transfers and the transfer
counter has become 0, the DTCE bit can be cleared to 0 and a CPU interrupt can be requested.
Note: * Supported only by the H8S/2239 Group.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com