H8SSLASH2224 datasheet(326/1071 Pages) RENESAS

326 / 1071 page

Section 8 DMA Controller (DMAC)

Rev. 5.00 Aug 08, 2006 page 240 of 982

REJ09B0054-0500

Transfer requests (activation sources) consist of A/D converter conversion end interrupts, external

requests, SCI transmit-data-empty and receive-data-full interrupts, and TPU channel 0 to 5

compare match/input capture A interrupts. External requests can only be specified for channel B.

Figure 8.6 shows an example of the setting procedure for idle mode.

Idle mode setting

Set DMABCRH

Set transfer source

and transfer destination

addresses

Set number of transfers

Set DMACR

Read DMABCRL

Set DMABCRL

Idle mode

[1]

[2]

[3]

[4]

[5]

[6]

[1]

Set each bit in DMABCRH.

Clear the FAE bit to 0 to select short address

mode.

Specify enabling or disabling of internal

interrupt clearing with the DTA bit.

[2]

Set the transfer source address and transfer

destination address in MAR and IOAR.

[3]

Set the number of transfers in ETCR.

[4]

Set each bit in DMACR.

Set the transfer data size with the DTSZ bit.

Specify whether MAR is to be incremented or

decremented with the DTID bit.

Set the RPE bit to 1.

Specify the transfer direction with the DTDIR

bit.

Select the activation source with bits DTF3 to

DTF0.

[5]

Read the DTE bit in DMABCRL as 0.

[6]

Set each bit in DMABCRL.

Set the DTIE bit to 1.

Set the DTE bit to 1 to enable transfer.

Figure 8.6 Example of Idle Mode Setting Procedure

H8S/2224 Scheda tecnica(PDF) 326 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 326 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL