H8SSLASH2224 datasheet(656/1071 Pages) RENESAS

656 / 1071 page

Section 15 Serial Communication Interface (SCI)

Rev. 5.00 Aug 08, 2006 page 570 of 982

REJ09B0054-0500

15.3.8

Smart Card Mode Register (SCMR)

SCMR is a register that selects Smart Card interface mode and its transfer format.

Bit

Bit Name

Initial

Value

R/W

Description

7 to 4

—

All 1

—

Reserved

These bits are always read as 1, and cannot be

modified.

SDIR

R/W

Smart Card Data Transfer Direction

Selects the serial/parallel conversion format.

0: LSB-first in transfer

1: MSB-first in transfer

The bit setting is valid only when the transfer data

format is 8 bits. For 7-bit data, LSB-first is fixed.

SINV

R/W

Smart Card Data Invert

Specifies inversion of the data logic level. The

SINV bit does not affect the logic level of the parity

bit. To invert the parity bit, invert the O/

E bit in

SMR.

0: TDR contents are transmitted as they are.

Receive data is stored as it is in RDR

1: TDR contents are inverted before being

transmitted. Receive data is stored in inverted

form in RDR

1—

—

Reserved

This bit is always read as 1, and cannot be

modified.

SMIF

R/W

Smart Card Interface Mode Select

This bit is set to 1 to make the SCI operate in

Smart Card interface mode.

0: Normal asynchronous mode or clocked

synchronous mode

1: Smart card interface mode

H8S/2224 Scheda tecnica(PDF) 656 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 656 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL