H8SSLASH2224 datasheet(652/1071 Pages) RENESAS

652 / 1071 page

Section 15 Serial Communication Interface (SCI)

Rev. 5.00 Aug 08, 2006 page 566 of 982

REJ09B0054-0500

Notes: 1. Only a 0 can be written to this bit, to clear the flag.

2. Supported only by the H8S/2239 Group.

DTC can clear this bit only when DISEL is 0 with the transfer counter not being 0.

• Smart Card Interface Mode (When SMIF in SCMR is 1)

Bit

Bit Name

Initial

Value

R/W

Description

TDRE

R/(W)*

Transmit Data Register Empty

Indicates whether TDR contains transmit data.

[Setting conditions]

• When the TE bit in SCR is 0

• When data is transferred from TDR to TSR and

data can be written to TDR

[Clearing conditions]

• When 0 is written to TDRE after reading TDRE

= 1

• When the DMAC*

2 or the DTC*3 is activated by

a TXI interrupt request and writes data to TDR

RDRF

R/(W)*

Receive Data Register Full

Indicates that the received data is stored in RDR.

[Setting condition]

When serial reception ends normally and receive

data is transferred from RSR to RDR

[Clearing conditions]

• When 0 is written to RDRF after reading RDRF

= 1

• When the DTC*

3 is activated by an RXI

interrupt and transferred data from RDR

The RDRF flag is not affected and retains their

previous values when the RE bit in SCR is cleared

to 0.

If reception of the next data is completed while the

RDRF flag is still set to 1, an overrun error will

occur and the receive data will be lost.

H8S/2224 Scheda tecnica(PDF) 652 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 652 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL