Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

H8S/2224 Scheda tecnica(PDF) 318 Page - Renesas Technology Corp

Il numero della parte H8S/2224
Spiegazioni elettronici  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  1071 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  RENESAS [Renesas Technology Corp]
Homepage  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 318 Page - Renesas Technology Corp

Back Button H8S/2224 Datasheet HTML 314Page - Renesas Technology Corp H8S/2224 Datasheet HTML 315Page - Renesas Technology Corp H8S/2224 Datasheet HTML 316Page - Renesas Technology Corp H8S/2224 Datasheet HTML 317Page - Renesas Technology Corp H8S/2224 Datasheet HTML 318Page - Renesas Technology Corp H8S/2224 Datasheet HTML 319Page - Renesas Technology Corp H8S/2224 Datasheet HTML 320Page - Renesas Technology Corp H8S/2224 Datasheet HTML 321Page - Renesas Technology Corp H8S/2224 Datasheet HTML 322Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 318 / 1071 page
background image
Section 8 DMA Controller (DMAC)
Rev. 5.00 Aug 08, 2006 page 232 of 982
REJ09B0054-0500
Table 8.3
DMAC Activation Sources
Short Address Mode
Full Address Mode
Activation Source
Channels
0A and 1A
Channels
0B and 1B
Normal
Mode
Block
Transfer
Mode
ADI
O
O
×
O
TXI0
O
O
×
O
RXI0
O
O
×
O
TXI1
O
O
×
O
RXI1
O
O
×
O
TGI0A
O
O
×
O
TGI1A
O
O
×
O
TGI2A
O
O
×
O
TGI3A
O
O
×
O
TGI4A
O
O
×
O
Internal
interrupts
TGI5A
O
O
×
O
DREQ pin falling edge input ×
OO
O
External
requests
DREQ pin low-level input
×
OO
O
Auto-request
××
O
×
Legend:
O:
Can be specified
×:
Cannot be specified
8.4.1
Activation by Internal Interrupt Request
An interrupt request selected as a DMAC activation source can also simultaneously generate an
interrupt request for the CPU or DTC. For details, see section 5, Interrupt Controller.
With activation by an internal interrupt request, the DMAC accepts the interrupt request
independently of the interrupt controller. Consequently, interrupt controller priority settings are
irrelevant.
If the DMAC is activated by a CPU interrupt source or an interrupt request that is not used as a
DTC activation source (DTA = 1), the interrupt request flag is cleared automatically by the DMA
transfer. With ADI, TXI, and RXI interrupts, however, the interrupt source flag is not cleared
unless the relevant register is accessed in a DMA transfer. If the same interrupt is used as an
activation source for more than one channel, the interrupt request flag is cleared when the highest-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com