Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

IS46DR16640C Scheda tecnica(PDF) 22 Page - Integrated Silicon Solution, Inc

Il numero della parte IS46DR16640C
Spiegazioni elettronici  Differential data strobe
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ISSI [Integrated Silicon Solution, Inc]
Homepage  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS46DR16640C Scheda tecnica(HTML) 22 Page - Integrated Silicon Solution, Inc

Back Button IS46DR16640C Datasheet HTML 18Page - Integrated Silicon Solution, Inc IS46DR16640C Datasheet HTML 19Page - Integrated Silicon Solution, Inc IS46DR16640C Datasheet HTML 20Page - Integrated Silicon Solution, Inc IS46DR16640C Datasheet HTML 21Page - Integrated Silicon Solution, Inc IS46DR16640C Datasheet HTML 22Page - Integrated Silicon Solution, Inc IS46DR16640C Datasheet HTML 23Page - Integrated Silicon Solution, Inc IS46DR16640C Datasheet HTML 24Page - Integrated Silicon Solution, Inc IS46DR16640C Datasheet HTML 25Page - Integrated Silicon Solution, Inc IS46DR16640C Datasheet HTML 26Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 49 page
background image
22
Integrated Silicon Solution, Inc. — www.issi.com
Rev. 00A
6/4/2013
IS43/46DR81280C, IS43/46DR16640C
5. AC timings are for linear signal transitions. See Specific Notes on derating for other signal transitions.
6. All voltages are referenced to VSS.
7. These parameters guarantee device behavior, but they are not necessarily tested on each device They may be
guaranteed by device design or tester correlation.
8. Tests for AC timing, IDD, and electrical (AC and DC) characteristics, may be conducted at nominal reference/supply
voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
Specific Notes for Dedicated AC Parameters
1. User can choose which active power down exit timing to use via Mode Register Set [A12]. tXARD is expected to be
used for fast active power down exit timing. tXARDS is expected to be used for slow active power down exit timing.
2. AL = Additive Latency.
3. This is a minimum requirement. Minimum read to precharge timing is AL + BL / 2 provided that the tRTP and
tRAS(min) have been satisfied.
4. A minimum of two clocks (2 x tCK or 2 x nCK) is required irrespective of operating frequency.
5. Timings are specified with command/address input slew rate of 1.0 V/ns. See Specific Notes on derating for other
slew rate values.
6. Timings are specified with DQs, DM, and DQS’s (DQS/RDQS in single ended mode) input slew rate of 1.0V/ns. See
Specific Notes on derating for other slew rate values.
tDS
tDS
tDH
tWPRE
tWPST
tDQSH
tDQSL
DQS
DQS
D
DMin
DQS/
DQ
DM
tDH
DMin
DMin
DMin
D
D
D
DQS
VIL(ac)
VIH(ac)
VIL(ac)
VIH(ac)
VIL(dc)
VIH(dc)
VIL(dc)
VIH(dc)
tCH
tCL
CK
CK
CK/CK
DQS/DQS
DQ
DQS
DQS
tRPST
Q
tRPRE
tDQSQmax
tQH
tQH
tDQSQmax
Q
Q
Q
Data Input (Write) Timing
Data Output (Read) Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com