| Motore di ricerca datesheet componenti elettronici |
|
IS46DR16640C Scheda tecnica(PDF) 29 Page - Integrated Silicon Solution, Inc |
|
|
|||||||||||||||||||||||||||||
IS46DR16640C Scheda tecnica(HTML) 29 Page - Integrated Silicon Solution, Inc |
|
29 / 49 page ![]() Integrated Silicon Solution, Inc. — www.issi.com 29 Rev. 00A 6/4/2013 IS43/46DR81280C, IS43/46DR16640C 33. tDAL [nCK] = WR [nCK] + tnRP [nCK] = WR + RU {tRP [ps] / tCK(avg) [ps] }, where WR is the value programmed in the mode register set. 34. New units, ‘tCK(avg)’ and ‘nCK’, are introduced in DDR2-667 and DDR2-800. Unit ‘tCK(avg)’ represents the actual tCK(avg) of the input clock under operation. Unit ‘nCK’ represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, ‘tCK’ is used for both concepts. ex) tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm+2, even if (Tm+2 - Tm) is 2 x tCK(avg) + tERR(2per),min. 35. Input clock jitter spec parameter. These parameters and the ones in the table below are referred to as 'input clock jitter spec parameters' and these parameters apply to DDR2-667 and DDR2-800 only. The jitter specified is a random jitter meeting a Gaussian distribution. Parameter Symbol DDR2-667 DDR2-800 Units Notes min max min max Clock period jitter tJIT(per) -125 125 -100 100 ps 35 Clock period jitter during DLL locking period tJIT(per,lck) -100 100 -80 80 ps 35 Cycle to cycle clock period jitter tJIT(cc -250 250 -200 200 ps 35 Cycle to cycle clock period jitter during DLL locking period tJIT(cc,lck) -200 200 -160 160 ps 35 Cumulative error across 2 cycles tERR(2per) -175 175 -150 150 ps 35 Cumulative error across 3 cycles tERR(3per) -225 225 -175 175 ps 35 Cumulative error across 4 cycles tERR(4per) -250 250 -200 200 ps 35 Cumulative error across 5 cycles tERR(5per) -250 250 -200 200 ps 35 Cumulative error across n cycles, n = 6 ... 10, inclusive tERR(6- 10per) -350 350 -300 300 ps 35 Cumulative error across n cycles, n = 11 ... 50, inclusive tERR(11- 50per) -450 450 -450 450 ps 35 Duty cycle jitter tJIT(duty) -125 125 -100 100 ps 35 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |