H8SSLASH2224 datasheet(362/1071 Pages) RENESAS

362 / 1071 page

Section 8 DMA Controller (DMAC)

Rev. 5.00 Aug 08, 2006 page 276 of 982

REJ09B0054-0500

8.7

Usage Notes

8.7.1

DMAC Register Access during Operation

Except for forced termination of the DMAC, the operating (including transfer waiting state)

channel setting should not be changed. The operating channel setting should only be changed

when transfer is disabled. Also, DMAC registers should not be written to in a DMA transfer.

DMAC register reads during operation (including the transfer waiting state) are described below.

• DMAC control starts one cycle before the bus cycle, with output of the internal address.

Consequently, MAR is updated in the bus cycle before DMA transfer. Figure 8.38 shows an

example of the update timing for DMAC registers in dual address transfer mode.

[1]

Transfer source address register MAR operation (incremented/decremented/fixed)

Transfer counter ETCR operation (decremented)

Block size counter ETCR operation (decremented in block transfer mode)

[2]

Transfer destination address register MAR operation (incremented/decremented/fixed)

[2'] Transfer destination address register MAR operation (incremented/decremented/fixed)

Block transfer counter ETCR operation (decremented, in last transfer cycle of

a block in block transfer mode)

[3]

Transfer address register MAR restore operation (in block or repeat transfer mode)

Transfer counter ETCR restore (in repeat transfer mode)

Block size counter ETCR restore (in block transfer mode)

Note: In single address transfer mode, the update timing is the same as [1].

The MAR operation is post-incrementing/decrementing of the DMA internal address value.

[1]

DMA transfer cycle

DMA read

DMA write

DMA

dead

DMA Internal

address

DMA control

DMA register

operation

DMA last transfer cycle

Transfer

destination

Transfer

destination

Transfer

source

Transfer

source

Idle

Read

Dead

Write

[2]

[1]

[2']

[3]

Figure 8.38 DMAC Register Update Timing

H8S/2224 Scheda tecnica(PDF) 362 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 362 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL