H8SSLASH2224 datasheet(640/1071 Pages) RENESAS

640 / 1071 page

Section 15 Serial Communication Interface (SCI)

Rev. 5.00 Aug 08, 2006 page 554 of 982

REJ09B0054-0500

Bit

Bit Name

Initial

Value

R/W

Description

4O/

R/W

Parity Mode (enabled only when the PE bit is 1 in

asynchronous mode)

0: Selects even parity.

When even parity is set, parity bit addition is

performed in transmission so that the total

number of 1 bits in the transmit character plus

the parity bit is even. In reception, a check is

performed to see if the total number of 1 bits in

the receive character plus parity bit is even.

1: Selects odd parity.

When odd parity is set, parity bit addition is

performed in transmission so that the total

number of 1 bits in the transmit character plus

the parity bit is odd. In reception, a check is

performed to see if the total number of 1 bits in

the receive character plus the parity bit is odd.

STOP

R/W

Stop Bit Length (enabled only in asynchronous

mode)

Selects the stop bit length in transmission.

0: 1 stop bit

1: 2 stop bits

In reception, only the first stop bit is checked. If the

second stop bit is 0, it is treated as the start bit of

the next transmit character.

R/W

Multiprocessor Mode (enabled only in

asynchronous mode)

When this bit is set to 1, the multiprocessor

communication function is enabled. The PE bit and

E bit settings are invalid in multiprocessor mode.

For details, see section 15.5, Multiprocessor

Communication Function.

H8S/2224 Scheda tecnica(PDF) 640 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 640 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL