H8SSLASH2224 datasheet(647/1071 Pages) RENESAS

647 / 1071 page

Section 15 Serial Communication Interface (SCI)

Rev. 5.00 Aug 08, 2006 page 561 of 982

REJ09B0054-0500

• Smart Card Interface Mode (When SMIF in SCMR is 1)

Bit

Bit Name

Initial

Value

R/W

Description

TIE

R/W

Transmit Interrupt Enable

When this bit is set to 1, TXI interrupt request is

enabled.

TXI interrupt request cancellation can be

performed by reading 1 from the TDRE flag in

SSR, then clearing it to 0, or clearing the TIE bit to

RIE

R/W

Receive Interrupt Enable

When this bit is set to 1, RXI and ERI interrupt

requests are enabled.

RXI and ERI interrupt request cancellation can be

performed by reading 1 from the RDRF, FER,

PER, or ORER flag in SSR, then clearing the flag

to 0, or clearing the RIE bit to 0.

R/W

Transmit Enable

When this bit s set to 1, transmission is enabled.

In this state, serial transmission is started when

transmit data is written to TDR and the TDRE flag

in SSR is cleared to 0.

SMR setting must be performed to decide the

transfer format before setting the TE bit to 1. When

this bit is cleared to 0, the transmission operation is

disabled, and the TDRE flag is fixed at 1.

R/W

Receive Enable

When this bit is set to 1, reception is enabled.

Serial reception is started in this state when a start

bit is detected in asynchronous mode or serial

clock input is detected in clocked synchronous

mode.

SMR setting must be performed to decide the

reception format before setting the RE bit to 1.

Clearing the RE bit to 0 does not affect the RDRF,

FER, and ORER flags, which retain their states.

H8S/2224 Scheda tecnica(PDF) 647 Page - Renesas Technology Corp

H8S/2224 Scheda tecnica(HTML) 647 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL