Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ATtiny261A Scheda tecnica(PDF) 26 Page - ATMEL Corporation

Il numero della parte ATtiny261A
Spiegazioni elettronici  8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  ATMEL [ATMEL Corporation]
Homepage  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny261A Scheda tecnica(HTML) 26 Page - ATMEL Corporation

Back Button ATtiny261A Datasheet HTML 22Page - ATMEL Corporation ATtiny261A Datasheet HTML 23Page - ATMEL Corporation ATtiny261A Datasheet HTML 24Page - ATMEL Corporation ATtiny261A Datasheet HTML 25Page - ATMEL Corporation ATtiny261A Datasheet HTML 26Page - ATMEL Corporation ATtiny261A Datasheet HTML 27Page - ATMEL Corporation ATtiny261A Datasheet HTML 28Page - ATMEL Corporation ATtiny261A Datasheet HTML 29Page - ATMEL Corporation ATtiny261A Datasheet HTML 30Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 292 page
background image
26
8197A–AVR–10/09
ATtiny261A/461A/861A
mencing normal operation. The watchdog oscillator is used for timing this real-time part of the
start-up time. The number of WD oscillator cycles used for each time-out is shown in Table 6-2.
6.2.1
External Clock
To drive the device from an external clock source, CLKI should be driven as shown in Figure 6-
2. To run the device on an external clock, the CKSEL Fuses must be programmed to “0000”.
Figure 6-2.
External Clock Drive Configuration
When this clock source is selected, start-up times are determined by the SUT Fuses as shown in
Table 6-3.
When applying an external clock, it is required to avoid sudden changes in the applied clock fre-
quency to ensure stable operation of the MCU. A variation in frequency of more than 2% from
one clock cycle to the next can lead to unpredictable behavior. It is required to ensure that the
MCU is kept in Reset during such changes in the clock frequency.
Note that the system clock prescaler can be used to implement run-time changes of the internal
clock frequency. See “System Clock Prescaler” on page 31 for details.
6.2.2
High-Frequency PLL Clock
The internal PLL generates a clock signal with a frequency eight times higher than the source
input. The PLL uses the output of the internal 8 MHz oscillator as source and the default setting
generates a fast peripheral clock signal of 64 MHz.
Table 6-2.
Number of Watchdog Oscillator Cycles
Typ Time-out
Number of Cycles
4 ms
512
64 ms
8K (8,192)
Table 6-3.
Start-up Times for the External Clock Selection
SUT1:0
Start-up Time from Power-
down and Power-save
Additional Delay from
Reset
Recommended Usage
00
6 CK
14CK
BOD enabled
01
6 CK
14CK + 4 ms
Fast rising power
10
6 CK
14CK + 64 ms
Slowly rising power
11
Reserved
EXTERNAL
CLOCK
SIGNAL
CLKI
GND



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com