 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
AT83SND1CXXX-ROTIL Scheda tecnica(PDF) 75 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT83SND1CXXX-ROTIL Scheda tecnica(HTML) 75 Page - ATMEL Corporation |
|
|
75 / 212 page  75 4109J–8051–10/06 AT8xC51SND1C Figure 13-4. Audio Output Format The data converter receives its audio stream from 2 sources selected by the SRC bit in AUDCON1 register. When cleared, the audio stream comes from the MP3 decoder (see Section “MP3 Decoder”, page 63) for song playing. When set, the audio stream is coming from the C51 core for voice or sound playing. As soon as first audio data is input to the data converter, it enables the clock generator for gen- erating the bit and word clocks. 13.4 Audio Buffer In voice or sound playing mode, the audio stream comes from the C51 core through an audio buffer. The data is in 8-bit format and is sampled at 8 kHz. The audio buffer adapts the sample format and rate. The sample format is extended to 16 bits by filling the LSB to 00h. Rate is adapted to the DAC rate by duplicating the data using DUP1:0 bits in AUDCON1 register according to Table 73. The audio buffer interfaces to the C51 core through three flags: the sample request flag (SREQ in AUDSTA register), the under-run flag (UNDR in AUDSTA register) and the busy flag (AUBUSY in AUDSTA register). SREQ and UNDR can generate an interrupt request as explained in Section "Interrupt Request", page 76. The buffer size is 8 Bytes large. SREQ is set when the samples number switches from 4 to 3 and reset when the samples number switches from 4 to 5; UNDR is set when the buffer becomes empty signaling that the audio interface ran out of samples; and AUBUSY is set when the buffer is full. DSEL DCLK DOUT MSB I 2S Format with DSIZ = 0 and JUST4:0 = 00001. LSB B14 MSB LSB B14 B1 B1 DSEL DCLK DOUT MSB I2S Format with DSIZ = 1 and JUST4:0 = 00001. LSB B14 MSB LSB B14 1 2 3 13 14 15 16 1 2 3 13 14 15 16 Left Channel Right Channel 1 2 3 17 18 32 1 2 3 17 18 32 DSEL DCLK DOUT B14 MSB/LSB Justified Format with DSIZ = 0 and JUST4:0 = 00000. MSB B1 B15 MSB B1 LSB LSB 1 2 3 13 14 15 16 1 2 3 13 14 15 16 Left Channel Right Channel Left Channel Right Channel DSEL DCLK DOUT 16-bit LSB Justified Format with DSIZ = 1 and JUST4:0 = 10000. 116 18 32 32 Left Channel Right Channel 17 31 MSB B14 LSB B1 MSB B14 LSB B1 116 18 17 31 DSEL DCLK DOUT 18-bit LSB Justified Format with DSIZ = 1 and JUST4:0 = 01110. 115 30 32 Left Channel Right Channel 16 31 MSB B16 B2 1 B1 LSB MSB B16 B2 B1 LSB 15 30 32 16 31 |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
