AT83SND1CXXX-ROTIL datasheet(18/212 Pages) ATMEL

18 / 212 page

4109J–8051–10/06

AT8xC51SND1C

Figure 6-2.

AT80C51SND1C Memory Architecture

6.1.1

User Space

This space is composed of a 64K Bytes code (Flash, EEPROM, EPROM…) memory. It contains

the user’s application code.

6.1.2

Memory Interface

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus

control signals (PSEN, and ALE).

Figure 6-3 shows the structure of the external address bus. P0 carries address A7:0 while P2

carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 6-3 describes the exter-

nal memory interface signals.

Figure 6-3.

External Code Memory Interface Structure

FFFFh

64K Bytes

External Memory

0000h

User

Table 20. External Code Memory Interface Signals

Signal

Name

Type

Description

Alternate

Function

A15:8

Address Lines

Upper address lines for the external bus.

P2.7:0

AD7:0

I/O

Address/Data Lines

Multiplexed lower address lines and data for the external memory.

P0.7:0

ALE

Address Latch Enable

ALE signals indicates that valid address information are available on lines

AD7:0.

PSEN

Program Store Enable Output (AT80C51SND1C Only)

This signal is active low during external code fetch or external code read

(MOVC instruction).

Flash

EPROM

AT80C51SND1C

AD7:0

A15:8

A7:0

A15:8

D7:0

A7:0

ALE

Latch

PSEN

AT83SND1CXXX-ROTIL Scheda tecnica(PDF) 18 Page - ATMEL Corporation

AT83SND1CXXX-ROTIL Scheda tecnica(HTML) 18 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL