ADIN1300CCPZ-R7 datasheet(43/96 Pages) AD

43 / 96 page

Data Sheet

ADIN1300

APPLICATIONS INFORMATION

analog.com

Rev. B | 43 of 96

Figure 33. RGMII Configuration for Repeater/Back to Back Mode

RMII Back to Back

RMII receive or transmit interfaces are not functionally compatible

or are not supported by the RMII specification and, therefore, by

default, are not intended to be connected back to back directly.

However, there is a bit field provided in the ADIN1300 that allows

configuration of back to back mode with the RMII interface. If

connecting the ADIN1300 to another ADIN1300 (or ADIN1200), set

GE_RMII_CRS_EN to 0 in the GE_RMII_CFG register. This setting

disables CRS encoding on CRS_DV so that it can be connected to

TX_EN.

Figure 34. Back to Back with RMII Interface

Back to Back Mode in 10BASE-T

In 10BASE-T mode and with any of the MAC interfaces, the

10BASE-T receiver can remove several preamble bits so that the

receiver data can have <7 preamble bytes. This removal can cause

problems for the remote end receiving the frame. To avoid any

issues, enable the 10BASE-T receive preamble regeneration by

setting the GE_B10_REGEN_PRE register (Address 0xFF38) to

0x1.

RGMII TIMING EXAMPLES

The ADIN1300 RGMII timing parameters are based on the RGMII

v2.0 standard and support operation with both internal delay mode

and earlier implementations of the standard where external trace

delays were relied on and are less commonly used.

When internal delay mode is used, typically each side (MAC/PHY)

delays the clock it sources, with MAC delaying its internal TXC

and PHY delaying its internally generated RXC. The PHY has the

capability to delay both RXC and TXC internally for cases where

the MAC does not have an internal DLL, which may be the case

with some microcontrollers. The PHY also provides the ability to

adjust the delay value (range of 1.6 ns to 2.4 ns) on either RXC

or TXC through software writes (see Register GE_RGMII_CFG).

Figure 35 to Figure 37 show examples of RGMII timing for different

modes of operation and speeds.

The ADIN1300 supports required and optional in-band signaling as

outlined in the RGMII v2.0 standard.

Figure 35. RGMII Timing Example for 100 Mbps Data Rate (Using PCB Trace Delay)

ADIN1300CCPZ-R7 Scheda tecnica(PDF) 43 Page - Analog Devices

ADIN1300CCPZ-R7 Scheda tecnica(HTML) 43 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Scheda tecnica Scarica

Link URL