Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADIN1300CCPZ-R7 Scheda tecnica(PDF) 11 Page - Analog Devices

Il numero della parte ADIN1300CCPZ-R7
Spiegazioni elettronici  Robust, Industrial, Low Latency and Low Power 10 Mbps, 100 Mbps, and 1 Gbps Ethernet PHY
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADIN1300CCPZ-R7 Scheda tecnica(HTML) 11 Page - Analog Devices

Back Button ADIN1300CCPZ-R7 Datasheet HTML 7Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 8Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 9Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 10Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 11Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 12Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 13Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 14Page - Analog Devices ADIN1300CCPZ-R7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 96 page
background image
Data Sheet
ADIN1300
SPECIFICATIONS
analog.com
Rev. B | 11 of 96
Table 8. MII 10BASE-Te Receive Timing (See Figure 6) (Continued)
Parameter
Description
Min
Typ
Max
Unit
t3
RX_CLK low time
140
200
260
ns
t4
RX_CLK rise/fall time
1
1
ns
t5
MII output signal (RXD_0 to RXD_3, RX_DV, RX_ER) setup time to RX_CLK
10
ns
t6
MII output signal (RXD_0 to RXD_3, RX_DV, RX_ER) hold time to RX_CLK
10
ns
RGMII Transmit/Receive
Table 9. RGMII Timing
Parameter1, 2
Description
Min
Typ
Max
Unit
t1
Data to clock output skew (at transmitter)3
−500
0
+500
ps
t2
Data to clock input skew (at receiver)3
1
1.8
2.6
ns
t3
Data to clock output setup time (at transmitter – internal delay)4
1.2
2.0
ns
t4
Clock to data output hold time (at transmitter – internal delay)4
1.2
2.0
ns
t5
Data to clock input setup time (at receiver – internal delay)4
1.0
2.0
ns
t6
Clock to data input hold time (at receiver – internal delay)4
1.0
2.0
ns
tCYC
Clock cycle duration5
7.2
8
8.8
ns
Duty_G
Duty cycle for Gigabit
45
50
55
%
Duty_T
Duty cycle for 10/100 Mbps
40
50
60
%
tR/tF
Rise/fall time (20% to 80%)
0.75
ns
1 Timing specifications as per RGMII v2.0 standard.
2 Refer to example diagrams in the RGMII Timing Examples section.
3 When operating without RGMII internal delay, the printed circuit board (PCB) design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns
and less than 2.0 ns is added to the associated clock signal. For 10/100 Mbps, the max value is unspecified.
4 Hardware and software programmable internal delay may be enabled or disabled.
5 For 10 Mbps and 100 Mbps, tCYC scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
Figure 7. RGMII Transmit Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com