ADIN1300CCPZ-R7 datasheet(51/96 Pages) AD

51 / 96 page

Data Sheet

ADIN1300

analog.com

Rev. B | 51 of 96

Table 34. Bit Descriptions for MII_STATUS

Bits

Bit Name

Description

Reset

Access

T_4_SPRT

The 100BASE-T4 ability bit always reads as 1'b0 because the PHY does not support 100BASE-T4.

0x0

FD_100_SPRT

The 100BASE-TX full duplex ability bit always reads as 1'b1 because the PHY supports 100BASE-TX full

duplex.

0x1

HD_100_SPRT

The 100BASE-TX half duplex ability bit always reads as 1'b1 because the PHY supports 100BASE-TX half

duplex.

0x1

FD_10_SPRT

The 10BASE-T full duplex ability bit always reads as 1'b1 because the PHY supports 10BASE-T full

duplex.

0x1

HD_10_SPRT

The 10BASE-T half duplex ability bit always reads as 1'b1 because the PHY supports 10BASE-T half

duplex.

0x1

FD_T_2_SPRT

The 100BASE-T2 full duplex ability bit always reads as 1'b0 because the PHY does not support

100BASE-T2.

0x0

HD_T_2_SPRT

The 100BASE-T2 half duplex ability bit always reads as 1'b0 because the PHY does not support

100BASE-T2.

0x0

EXT_STAT_SPRT

The extended status support bit always reads as 1'b1, indicating that the PHY provides extended status

information in Register 0x000F.

0x1

UNIDIR_ABLE

When zero, the unidirectional ability register bit indicates that the PHY can only transmit data from the

media independent interface when it has determined that a valid link has been established. This bit always

reads as 1'b0.

0x0

MF_PREAM_SUP_ABLE

Management Frame Preamble Suppression Ability Bit. This always reads as 1'b1 because the PHY

accepts management frames with preamble suppressed.

0x1

AUTONEG_DONE

Autonegotiation Complete Bit.

0x0

1: autonegotiation process completed.

0: autonegotiation process not completed.

REM_FLT_LAT

Remote Fault Bit. When this bit goes high, it latches high until it is unlatched by reading.

0x0

R LH

1: remote fault condition detected.

0: no remote fault condition detected.

AUTONEG_ABLE

Autonegotiation Ability Bit. This bit always reads as 1'b1.

0x1

1: PHY is able to perform autonegotiation.

0: PHY is not able to perform autonegotiation.

LINK_STAT_LAT

Link Status Bit. If the link subsequently drops, this bit latches low until it is unlatched by reading.

0x0

R LL

1: link is up.

0: link is down.

JABBER_DET_LAT

Jabber Detect Bit. When this bit goes high, it latches high until it is unlatched by reading.

0x0

R LH

1: jabber condition detected.

0: no jabber condition detected.

EXT_CAPABLE

The extended capability bit always reads as 1'b1 because the PHY provides an extended set of capabili-

ties.

0x1

PHY Identifier 1 Register

Address: 0x0002, Reset: 0x0283, Name: PHY_ID_1

This address corresponds to the MII status register specified in Clause 22.2.4.3.1 of IEEE Standard 802.3 and allows 16 bits of the

organizationally unique identifier (OUI) to be observed.

ADIN1300CCPZ-R7 Scheda tecnica(PDF) 51 Page - Analog Devices

ADIN1300CCPZ-R7 Scheda tecnica(HTML) 51 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Scheda tecnica Scarica

Link URL