ADIN1300CCPZ-R7 datasheet(57/96 Pages) AD

57 / 96 page

Data Sheet

ADIN1300

analog.com

Rev. B | 57 of 96

Table 43. Bit Descriptions for MSTR_SLV_STATUS (Continued)

Bits

Bit Name

Description

Reset

Access

1: local PHY configuration resolved to master.

0: local PHY configuration resolved to slave.

LOC_RCVR_STATUS

Local Receiver Status Bit. Defined by the value of LOC_RCVR_STATUS, as described in Clause 40.4.5.1 of

IEEE Standard 802.3.

0x0

1: local receiver okay (LOC_RCVR_STATUS = okay).

0: local receiver not okay (LOC_RCVR_STATUS = not okay).

REM_RCVR_STATUS

Remote Receiver Status Bit. Defined by the value of REM_RCVR_STATUS as, described in Clause 40.4.5.1

of IEEE Standard 802.3.

0x0

1: remote receiver okay (REM_RCVR_STATUS = okay).

0: remote receiver not okay (REM_RCVR_STATUS = not okay).

LP_FD_1000_ABLE

Link Partner 1000BASE-T Full Duplex Ability Bit. This bit is guaranteed to be valid only when the

PAGE_RX_LAT bit (Register 0x0006, Bit 1) has been set to 1.

0x0

1: link partner is capable of 1000BASE-T full duplex.

0: link partner is not capable of 1000BASE-T full duplex.

LP_HD_1000_ABLE

Link Partner 1000BASE-T Half Duplex Ability Bit. This bit is guaranteed to be valid only when the

PAGE_RX_LAT bit (6.1) has been set to 1.

0x0

1: link partner is capable of 1000BASE-T half duplex.

0: link partner is not capable of 1000BASE-T half duplex.

[9:8]

RESERVED

Reserved.

0x0

[7:0]

IDLE_ERR_CNT

These idle error count bits contain a cumulative count of the errors detected when the receiver is receiving

idles. See Clause 40.5.1.1 of IEEE Standard 802.3 for more details.

0x0

R SC

Extended Status Register

Address: 0x000F, Reset: 0x3000, Name: EXT_STATUS

This address corresponds to the extended status register specified in Clause 22.2.4.4 of IEEE Standard 802.3.

Table 44. Bit Descriptions for EXT_STATUS

Bits

Bit Name

Description

Reset

Access

FD_1000_X_SPRT

This bit is always zero because the PHY does not support full duplex 1000BASE-X.

0x0

HD_1000_X_SPRT

This bit is always zero because the PHY does not support half duplex 1000BASE-X.

0x0

FD_1000_SPRT

This bit is always one because the PHY supports full duplex 1000BASE-T.

0x1

HD_1000_SPRT

This bit is always one because the PHY supports half duplex 1000BASE-T.

0x1

[11:0]

RESERVED

Reserved.

0x0

Extended Register Pointer Register

Address: 0x0010, Reset: 0x0000, Name: EXT_REG_PTR

The extended register pointer and extended register data registers provide a mechanism to access the indirect access address map via directly

accessible registers for cases where the station management does not support Clause 45.

Table 45. Bit Descriptions for EXT_REG_PTR

Bits

Bit Name

Description

Reset

Access

[15:0]

EXT_REG_PTR

The extended register pointer and extended register data registers provide an indirect mechanism to access EMI

registers using normal Clause 22 access for cases where the station management does not support Clause 45.

0x0

R/W

ADIN1300CCPZ-R7 Scheda tecnica(PDF) 57 Page - Analog Devices

ADIN1300CCPZ-R7 Scheda tecnica(HTML) 57 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Scheda tecnica Scarica

Link URL