Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SSM2529ACBZ-R7 Scheda tecnica(PDF) 32 Page - Analog Devices

Il numero della parte SSM2529ACBZ-R7
Spiegazioni elettronici  Digital Input, Mono 2 W, Class-D Audio Power Amplifier
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

SSM2529ACBZ-R7 Scheda tecnica(HTML) 32 Page - Analog Devices

Back Button SSM2529ACBZ-R7 Datasheet HTML 28Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 29Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 30Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 31Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 32Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 33Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 34Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 35Page - Analog Devices SSM2529ACBZ-R7 Datasheet HTML 36Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 52 page
background image
SSM2529
Data Sheet
Rev. 0 | Page 32 of 52
Bits
Bit Name
Settings
Description
Reset
Access
2
PDP_VOL_FORCE
PDP volume fade enable
0x0
RW
0
Soft (default)
1
Force
1
DIG_VOL_FORCE
DIG volume fade enable
0x0
RW
0
Soft (default)
1
Force
0
ANA_GAIN
Analog gain control
0x0
RW
0
3.6 V gain
1
5 V gain
DPLL_CTRL REGISTER
Table 56. Address: 0x08, Reset: 0x00, Name: DPLL_CTRL
Bits
Bit Name
Settings
Description
Reset
Access
7
Reserved
Reserved
0x0
RW
[6:4]
DPLL_REF_SEL
DPLL source clock selection
0x0
RW
000
Select MCLK as DPLL reference clock
001
Select BCLK as DPLL reference clock
010
Select LRCLK as DPLL reference clock
[3:0]
DPLL_NDIV
DPLL output clock frequency
0x0
RW
0000
Reference clock frequency × 1
0001
Reference clock frequency × 1024
0010
Reference clock frequency × 512
0011
Reference clock frequency × 256
0100
Reference clock frequency × 128
0101
Reference clock frequency × 64
0110
Reference clock frequency × 32
0111
Reference clock frequency × 16
1000
Reference clock frequency × 8
1001
Reference clock frequency × 4
1010
Reference clock frequency × 2
APLL_CTRL1 REGISTER
Table 57. Address: 0x09, Reset: 0x00, Name: APLL_CTRL1
Bits
Bit Name
Description
Reset
Access
[7:0]
M_HI
Denominator (M) of the fractional APLL upper byte
0x00
RW
APLL_CTRL2 REGISTER
Table 58. Address: 0x0A, Reset: 0x00, Name: APLL_CTRL2
Bits
Bit Name
Description
Reset
Access
[7:0]
M_LO
Denominator (M) of the fractional APLL lower byte
0x00
RW
APLL_CTRL3 REGISTER
Table 59. Address: 0x0B, Reset: 0x00, Name: APLL_CTRL3
Bits
Bit Name
Description
Reset
Access
[7:0]
N_HI
Numerator (N) of the fractional APLL upper byte
0x00
RW
APLL_CTRL4 REGISTER
Table 60. Address: 0x0C, Reset: 0x00, Name: APLL_CTRL4
Bits
Bit Name
Description
Reset
Access
[7:0]
N_LO
Numerator (N) of the fractional APLL lower byte
0x00
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com