Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

PIIX3 Scheda tecnica(PDF) 33 Page - Intel Corporation

Il numero della parte PIIX3
Spiegazioni elettronici  82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INTEL [Intel Corporation]
Homepage  http://www.intel.com
Logo INTEL - Intel Corporation

PIIX3 Scheda tecnica(HTML) 33 Page - Intel Corporation

Back Button PIIX3 Datasheet HTML 29Page - Intel Corporation PIIX3 Datasheet HTML 30Page - Intel Corporation PIIX3 Datasheet HTML 31Page - Intel Corporation PIIX3 Datasheet HTML 32Page - Intel Corporation PIIX3 Datasheet HTML 33Page - Intel Corporation PIIX3 Datasheet HTML 34Page - Intel Corporation PIIX3 Datasheet HTML 35Page - Intel Corporation PIIX3 Datasheet HTML 36Page - Intel Corporation PIIX3 Datasheet HTML 37Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 122 page
background image
E
82371FB (PIIX) AND 82371SB (PIIX3)
33
2.2.5.
RID—REVISION IDENTIFICATION REGISTER (Function 0)
Address Offset:
08h
Default Value:
Refer to applicable specification update document
Attribute:
Read Only
This 8 bit register contains device stepping information. Writes to this register have no effect.
Bit
Description
7:0
Revision ID Byte. The register is hardwired to the default value.
2.2.6.
CLASSC
CLASS CODE REGISTER (Function 0)
Address Offset:
09
−0Bh
Default Value:
060100h
Attribute:
Read Only
This register contains the device programming interface information related to the Sub-Class Code and Base
Class Code definition for the PIIX3 (function 0). This register also identifies the Base Class Code and the
function sub-class in relation to the Base Class Code.
Bit
Description
23:1
6
Base Class Code (BASEC). 06h=Bridge device.
15:8
Sub-Class Code (SCC). 01h=PCI-to-ISA Bridge.
7:0
Programming Interface (PI). 00h=hardwired as a PCI-to-ISA Bridge.
2.2.7.
HEDT—HEADER TYPE REGISTER (Function 0)
Address Offset:
0Eh
Default Value:
80h
Attribute:
Read Only
The HEDT Register identifies the PIIX/PIIX3 as a multi-function device.
Bit
Description
7:0
Device Type (DEVICET). 80h=multi-function device.
2.2.8.
IORT—ISA I/O RECOVERY TIMER REGISTER (Function 0)
Address Offset:
4Ch
Default Value:
4Dh
Attribute:
Read/Write
The I/O recovery mechanism in the PIIX/PIIX3 is used to add additional recovery delay between CPU or PCI
master originated 8-bit and 16-bit I/O cycles to the ISA Bus. The PIIX/PIIX3 automatically forces a minimum
delay of 3.5 SYSCLKs between back-to-back 8 and 16-bit I/O cycles to the ISA Bus. This delay is measured
from the rising edge of the I/O command (IOR# or IOW#) to the falling edge of the next I/O command. If a
delay of greater than 3.5 SYSCLKs is required, the ISA I/O Recovery Time Register can be programmed to



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com