Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

PIIX3 Scheda tecnica(PDF) 6 Page - Intel Corporation

Il numero della parte PIIX3
Spiegazioni elettronici  82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INTEL [Intel Corporation]
Homepage  http://www.intel.com
Logo INTEL - Intel Corporation

PIIX3 Scheda tecnica(HTML) 6 Page - Intel Corporation

Back Button PIIX3 Datasheet HTML 2Page - Intel Corporation PIIX3 Datasheet HTML 3Page - Intel Corporation PIIX3 Datasheet HTML 4Page - Intel Corporation PIIX3 Datasheet HTML 5Page - Intel Corporation PIIX3 Datasheet HTML 6Page - Intel Corporation PIIX3 Datasheet HTML 7Page - Intel Corporation PIIX3 Datasheet HTML 8Page - Intel Corporation PIIX3 Datasheet HTML 9Page - Intel Corporation PIIX3 Datasheet HTML 10Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 122 page
background image
82371FB (PIIX) AND 82371SB (PIIX3)
E
6
3.1. Memory and I/O Address Map ........................................................................................................... 89
3.1.1. I/O Accesses ............................................................................................................................... 89
3.1.2. Memory Address Map ................................................................................................................. 89
3.1.3. BIOS MEMORY........................................................................................................................... 90
3.2. PCI Interface ...................................................................................................................................... 90
3.2.1. TRANSACTION TERMINATION ................................................................................................. 90
3.2.2. PARITY SUPPORT ..................................................................................................................... 91
3.2.3. PCI ARBITRATION ..................................................................................................................... 91
3.3. ISA Interface ...................................................................................................................................... 92
3.4. DMA Controller................................................................................................................................... 93
3.4.1. TYPE F TIMING .......................................................................................................................... 94
3.4.2. ISA REFRESH CYCLES ............................................................................................................. 94
3.5. PCI Local Bus IDE ............................................................................................................................. 95
3.5.1. ATA REGISTER BLOCK DECODE ............................................................................................. 96
3.5.2. ENHANCED TIMING MODES ..................................................................................................... 97
3.5.2.1. Back-To-Back PIO IDE Transactions.................................................................................... 98
3.5.2.2. IORDY Masking .................................................................................................................... 98
3.5.2.3. PIO 32 Bit IDE Data Port Mode ............................................................................................ 98
3.5.3. BUS MASTER FUNCTION.......................................................................................................... 98
3.6. Universal Serial Bus Host Controller (PIIX3 only) ............................................................................. 100
3.7. Interval Timer ................................................................................................................................... 102
3.8. Interrupt Controller ........................................................................................................................... 103
3.8.1. PROGRAMMING THE ICWs/OCWs ......................................................................................... 104
3.8.2. EDGE AND LEVEL TRIGGERED MODE .................................................................................. 104
3.8.3. INTERRUPT STEERING........................................................................................................... 104
3.9. Stand-Alone IOAPIC Support (PIIX3) ............................................................................................... 105
3.10. INTR Signaling with Pentium® processor Local APIC in Virtual Wire Mode ................................... 106
3.11. X-Bus Peripheral Support............................................................................................................... 107
3.12. Power Management ....................................................................................................................... 108
3.12.1. SMM MODE ............................................................................................................................ 109
3.12.2. SMI SOURCES ....................................................................................................................... 109
3.12.3. CLOCK CONTROL.................................................................................................................. 110
3.13. Reset Support ................................................................................................................................ 110
3.13.1. HARDWARE STRAPPING OPTIONS ..................................................................................... 111
4.0. PINOUT AND PACKAGE INFORMATION .......................................................................................... 112
4.1. Pinout............................................................................................................................................... 112
4.2. PACKAGE DIMENSIONS ................................................................................................................ 117
5.0. TESTABILITY (PIIX/PIIX3) .................................................................................................................. 118
5.1. Test Mode Description ..................................................................................................................... 118
5.2. NAND Tree Mode............................................................................................................................. 118
5.3. Tri-state Mode .................................................................................................................................. 122



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com