| Motore di ricerca datesheet componenti elettronici |
|
PIIX3 Scheda tecnica(PDF) 69 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
PIIX3 Scheda tecnica(HTML) 69 Page - Intel Corporation |
|
69 / 122 page ![]() E 82371FB (PIIX) AND 82371SB (PIIX3) 69 Bit Description 6 Count Register Status. This bit indicates when the last count written to the Count Register (CR) has been loaded into the counting element (CE). 0=Count has been transferred from CR to CE and is available for reading. 1=Count has not been transferred from CR to CE and is not yet available for reading. 5:4 Read/Write Selection Status. Bits[5:4] reflect the read/write selection made through bits[5:4] of the Control Register. Bit[5:4] Function 00 Counter Latch Command 01 R/W Least Significant Byte (LSB) 10 R/W Most Significant Byte (MSB) 11 R/W LSB then MSB 3:1 Mode Selection Status. Bits[3:1] return the counter mode programming. Bit[3:1] Mode Selected Bit[3:1] Mode Selected 000 0 X11 3 001 1 100 4 X10 2 101 5 0 Countdown Type Status. 0=Binary countdown; 1=Binary coded decimal (BCD) countdown. 2.5.2.3. Counter Access Ports Register I/O Address: Counter 0—040h; Counter 1—041h; Counter 2—042h Default Value: All bits undefined Attribute: Read/Write Each of these I/O ports is used for writing count values to the Count Registers; reading the current count value from the counter by either an I/O read, after a counter-latch command, or after a Read Back Command; and reading the status byte following a Read Back Command. Bit Description 7:0 Counter Port bit[x]. Each counter I/O port address is used to program the 16-bit Count Register. The order of programming, either LSB only, MSB only, or LSB then MSB, is defined with the Interval Counter Control Register. The counter I/O port is also used to read the current count from the Count Register and return counter programming status following a Read Back Command. 2.5.3. INTERRUPT CONTROLLER REGISTERS The PIIX/PIIX3 contains an ISA-Compatible interrupt controller that incorporates the functionality of two 82C59 interrupt controllers. The interrupt registers control the operation of the interrupt controller. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |