HYB18T512400B2C datasheet(34/69 Pages) QIMONDA

34 / 69 page

Internet Data Sheet

Rev. 1.12, 2007-05

10062006-YPTZ-CDR7

HY[B/I]18T512[40/80/16]0B2[C/F](L)

512-Mbit Double-Data-Rate-Two SDRAM

5.5

Input / Output Capacitance

This chapter contains the input / output capacitance.

TABLE 32

Input / Output Capacitance for DDR2-800

TABLE 33

Input / Output Capacitance for DDR2-667

Symbol

Parameter

DDR2-800

Min.

Max.

Unit

CCK

Input capacitance, CK and CK

1.0

2.0

CDCK

Input capacitance delta, CK and CK

—0.25

Input capacitance, all other input-only pins

1.0

1.75

CDI

Input capacitance delta, all other input-only pins

—

0.25

CIO

Input/output capacitance,

DQ, DM, DQS, DQS, RDQS, RDQS

2.5

3.5

CDIO

Input/output capacitance delta,

DQ, DM, DQS, DQS, RDQS, RDQS

—0.5

Symbol

Parameter

DDR2-667

Min.

Max.

Unit

CCK

Input capacitance, CK and CK

1.0

2.0

CDCK

Input capacitance delta, CK and CK

—0.25

Input capacitance, all other input-only pins

1.0

2.0

CDI

Input capacitance delta, all other input-only pins

—

0.25

CIO

Input/output capacitance,

DQ, DM, DQS, DQS, RDQS, RDQS

2.5

3.5

CDIO

Input/output capacitance delta,

DQ, DM, DQS, DQS, RDQS, RDQS

—0.5

HYB18T512400B2C Scheda tecnica(PDF) 34 Page - Qimonda AG

HYB18T512400B2C Scheda tecnica(HTML) 34 Page - Qimonda AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Scheda tecnica Scarica

Link URL