| Motore di ricerca datesheet componenti elettronici |
|
HYB18T512400B2C Scheda tecnica(PDF) 41 Page - Qimonda AG |
|
|
|||||||||||||||||||||||||||||
HYB18T512400B2C Scheda tecnica(HTML) 41 Page - Qimonda AG |
|
41 / 69 page ![]() Internet Data Sheet Rev. 1.12, 2007-05 41 10062006-YPTZ-CDR7 HY[B/I]18T512[40/80/16]0B2[C/F](L) 512-Mbit Double-Data-Rate-Two SDRAM 7 Timing Characteristics This chapter contains speed grade definition, AC timing parameter and ODT tables. 7.1 Speed Grade Definitions All Speed grades faster than DDR2-400B comply with DDR2-400B timing specifications ( t CK = 5ns with tRAS = 40ns). TABLE 41 Speed Grade Definition Speed Bins for DDR2–800 Speed Grade DDR2–800D DDR2–800E Unit Note QAG Sort Name –25F –2.5 CAS-RCD-RP latencies 5–5–5 6–6–6 t CK Parameter Symbol Min. Max. Min. Max. — Clock Frequency @ CL = 3 t CK 58 58 ns 1)2)3)4) 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the “Reference Load for Timing Measurements”. 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS, RDQS / RDQS is defined . 3) Inputs are not recognized as valid until V REF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low. 4) The output timing reference voltage level is V TT. @ CL = 4 t CK 3.75 8 3.75 8 ns 1)2)3)4) @ CL = 5 t CK 2.5 8 3 8 ns 1)2)3)4) @ CL = 6 t CK 2.5 8 2.5 8 ns 1)2)3)4) Row Active Time t RAS 45 70000 45 70000 ns 1)2)3)4)5) 5) t RAS.MAX is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x tREFI. Row Cycle Time t RC 57.5 — 60 — ns 1)2)3)4) RAS-CAS-Delay t RCD 12.5 — 15 — ns 1)2)3)4) Row Precharge Time t RP 12.5 — 15 — ns 1)2)3)4) |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |