Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HYB18T512400B2C Scheda tecnica(PDF) 42 Page - Qimonda AG

Il numero della parte HYB18T512400B2C
Spiegazioni elettronici  512-Mbit Double-Data-Rate-Two SDRAM
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  QIMONDA [Qimonda AG]
Homepage  http://www.qimonda.com
Logo QIMONDA - Qimonda AG

HYB18T512400B2C Scheda tecnica(HTML) 42 Page - Qimonda AG

Back Button HYB18T512400B2C Datasheet HTML 38Page - Qimonda AG HYB18T512400B2C Datasheet HTML 39Page - Qimonda AG HYB18T512400B2C Datasheet HTML 40Page - Qimonda AG HYB18T512400B2C Datasheet HTML 41Page - Qimonda AG HYB18T512400B2C Datasheet HTML 42Page - Qimonda AG HYB18T512400B2C Datasheet HTML 43Page - Qimonda AG HYB18T512400B2C Datasheet HTML 44Page - Qimonda AG HYB18T512400B2C Datasheet HTML 45Page - Qimonda AG HYB18T512400B2C Datasheet HTML 46Page - Qimonda AG Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 69 page
background image
Internet Data Sheet
Rev. 1.12, 2007-05
42
10062006-YPTZ-CDR7
HY[B/I]18T512[40/80/16]0B2[C/F](L)
512-Mbit Double-Data-Rate-Two SDRAM
TABLE 42
Speed Grade Definition Speed Bins for DDR2–667
TABLE 43
Speed Grade Definition Speed Bins for DDR2–533C
Speed Grade
DDR2–667C
DDR2–667D
Unit
Note
QAG Sort Name
–3
–3S
CAS-RCD-RP latencies
4–4–4
5–5–5
t
CK
Parameter
Symbol
Min.
Max.
Min.
Max.
Clock Frequency
@ CL = 3
t
CK
585
8ns
1)2)3)4)
1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew
Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal
OCD drive strength (EMRS(1) A1 = 0) under the “Reference Load for Timing Measurements”.
2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS,
input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS,
RDQS / RDQS is defined.
3) Inputs are not recognized as valid until
V
REF stabilizes. During the period before VREF stabilizes, CKE = 0.2 x VDDQ is recognized as low.
4) The output timing reference voltage level is
V
TT.
@ CL = 4
t
CK
383.75
8
ns
1)2)3)4)
@ CL = 5
t
CK
383
8ns
1)2)3)4)
Row Active Time
t
RAS
45
70000
45
70000
ns
1)2)3)4)5)
5)
t
RAS.MAX is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x tREFI.
Row Cycle Time
t
RC
57
60
ns
1)2)3)4)
RAS-CAS-Delay
t
RCD
12
15
ns
1)2)3)4)
Row Precharge Time
t
RP
12
15
ns
1)2)3)4)
Speed Grade
DDR2–533C
Unit
Note
QAG Sort Name
–3.7
CAS-RCD-RP latencies
4–4–4
t
CK
Parameter
Symbol
Min.
Max.
Clock Frequency
@ CL = 3
t
CK
58
ns
1)2)3)4)
1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew
Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal
OCD drive strength (EMRS(1) A1 = 0) under the “Reference Load for Timing Measurements”.
2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS,
input reference level is the crosspoint when in differential strobe mode; The input reference level for signals other than CK/CK, DQS / DQS,
RDQS / RDQS is defined.
@ CL = 4
t
CK
3.75
8
ns
1)2)3)4)
@ CL = 5
t
CK
3.75
8
ns
1)2)3)4)
Row Active Time
t
RAS
45
70000
ns
1)2)3)4)5)
Row Cycle Time
t
RC
60
ns
1)2)3)4)
RAS-CAS-Delay
t
RCD
15
ns
1)2)3)4)
Row Precharge Time
t
RP
15
ns
1)2)3)4)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com