TMP89FS60 datasheet(40/410 Pages) TOSHIBA

40 / 410 page

Page 26

2. CPU Core

2.3 System clock controller

TMP89FS60

RA001

2.3.5.4

Transition of operation modes

Note 1: The NORMAL1 and NORMAL2 modes are generically called the NORMAL mode; the SLOW1 and SLOW2 modes are

called the SLOW mode; the IDLE0, IDLE1 and IDLE2 modes are called the IDLE mode; and the SLEEP0 and SLEEP1

are called the SLEEP mode.

Note 2: The mode is released by the falling edge of the source clock selected at TBTCR<TBTCK>.

Figure 2-7 Operation Mode Transition Diagram

IDLE0

mode

RESET

Warm-up that

follows reset

release

NORMAL1

mode

STOP

NORMAL2

mode

SLOW2

mode

SLOW1

mode

IDLE0

mode

IDLE2

mode

SLEEP1

mode

SLEEP0

mode

(a) Single-clock mode

(b) Dual-clock mode

SYSCR2<IDLE> = "1"

SYSCR1<STOP> = "1"

SYSCR2<IDLE> = "1"

SYSCR1<STOP> = "1"

SYSCR2<IDLE> = "1"

SYSCR1<STOP> = "1"

Interrupt

STOP mode release

signal

STOP mode release

signal

STOP mode release

signal

Interrupt

SYSCR2<TGHA L

T> = "1"

SYSCR2<XTEN> = "0"

SYSCR2<XTEN> = "1"

SYSCR2<SYSCK> = "0"

SYSCR2<SYSCK> = "1"

SYSCR2<XEN> = "0"

SYSCR2<TGHALT> = "1"

Reset release

Warm-up completed

SYSCR2<XEN> = "1"

(Note 2)

TMP89FS60 Scheda tecnica(PDF) 40 Page - Toshiba Semiconductor

TMP89FS60 Scheda tecnica(HTML) 40 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL