| Motore di ricerca datesheet componenti elettronici |
|
TMP89FS60 Scheda tecnica(PDF) 80 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP89FS60 Scheda tecnica(HTML) 80 Page - Toshiba Semiconductor |
|
80 / 410 page ![]() Page 66 4. External Interrupt control circuit 4.2 Control TMP89FS60 RA000 Note 1: fcgck: Gear clock [Hz], fs: Low-frequency clock [Hz] Note 2: Interrupt requests may be generated during transition of the operation mode. Before changing the operation mode, clear the corresponding interrupt enable register to "0" to disable the generation of interrupt. When the operation mode is changed from NORMAL1/2 or IDLE1/2 to SLOW1/2 or SLEEP1, wait 12/fs [s] after the operation mode is changed and clear the interrupt latch. And when the operation mode is changed from SLOW1/2 or SLEEP1 to NORMAL1/2 or IDLE1/2, wait 2/fcgck+3/fspl [s] after the operation mode is changed and clear the interrupt latch. Note 3: Interrupt requests may be generated when EINTCR3 is changed. Before doing such operation, clear the corresponding interrupt enable register to "0" to disable the generation of interrupt. When the operation mode is changed from NORMAL1/2 or IDLE1/2 to SLOW1/2 or SLEEP1, wait 12/fs [s] after the operation mode is changed and clear the inter- rupt latch. And when the operation mode is changed from SLOW1/2 or SLEEP1 to NORMAL1/2 or IDLE1/2, wait 2/ fcgck+3/fspl [s] after the operation mode is changed and clear the interrupt latch. Note 4: Bits 7 to 5 of EINTCR3 are read as "0". Note 1: fcgck: Gear clock [Hz], fs: Low-frequency clock [Hz] Note 2: Interrupt requests may be generated during transition of the operation mode. Before changing the operation mode, clear the corresponding interrupt enable register to "0" to disable the generation of interrupt. When the operation mode is changed from NORMAL1/2 or IDLE1/2 to SLOW1/2 or SLEEP1, wait 12/fs [s] after the operation mode is changed and clear the interrupt latch. And when the operation mode is changed from SLOW1/2 or SLEEP1 to NORMAL1/2 or IDLE1/2, wait 2/fcgck+3/fspl [s] after the operation mode is changed and clear the interrupt latch. Note 3: Interrupt requests may be generated when EINTCR4 is changed. Before doing such operation, clear the corresponding interrupt enable register to "0" to disable the generation of interrupt. When the operation mode is changed from NORMAL1/2 or IDLE1/2 to SLOW1/2 or SLEEP1, wait 12/fs [s] after the operation mode is changed and clear the inter- rupt latch. And when the operation mode is changed from SLOW1/2 or SLEEP1 to NORMAL1/2 or IDLE1/2, wait 2/ fcgck+3/fspl [s] after the operation mode is changed and clear the interrupt latch. INI3LVL Noise canceller pass signal level when the interrupt request signal is generated for external interrupt 3 0 : 1 : Initial state or signal level "L" Signal level "H" INT3ES Selects the interrupt request gener- ating condition for external interrupt 3 00 : 01 : 10 : 11 : An interrupt request is generated at the rising edge of the noise canceller pass signal An interrupt request is generated at the falling edge of the noise canceller pass signal An interrupt request is generated at both edges of the noise canceller pass signal Reserved INT3NC Sets the noise canceller sampling interval for external interrupt 3 NORMAL1/2, IDLE1/2 SLOW1/2, SLEEP1 00 : 01 : 10 : 11 : fcgck [Hz] fcgck / 22 [Hz] fcgck / 23 [Hz] fcgck / 24 [Hz] 00 : 01 : 10 : 11 : fs/4 [Hz] fs/4 [Hz] fs/4 [Hz] fs/4 [Hz] External interrupt control register 4 EINTCR4 (0x0FDB) 76543 210 Bit Symbol - - - INT4LVL INT4ES INT4NC Read/Write RRRR R/W R/W After reset 0000 0 0 INI4LVL Noise canceller pass signal level when the interrupt request signal is generated for external interrupt 4 0 : 1 : Initial state or signal level "L" Signal level "H" INT4ES Selects the interrupt request gener- ating condition for external interrupt 4 00 : 01 : 10 : 11 : An interrupt request is generated at the rising edge of the noise canceller pass signal An interrupt request is generated at the falling edge of the noise canceller pass signal An interrupt request is generated at both edges of the noise canceller pass signal An interrupt request is generated at "H" of the noise canceller pass signal INT4NC Sets the noise canceller sampling interval for external interrupt 4 NORMAL1/2, IDLE1/2 SLOW1/2, SLEEP1 00 : 01 : 10 : 11 : fcgck [Hz] fcgck / 22 [Hz] fcgck / 23 [Hz] fcgck / 24 [Hz] 00 : 01 : 10 : 11 : fs/4 [Hz] fs/4 [Hz] fs/4 [Hz] fs/4 [Hz] |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |