Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

TMP89FS60 Scheda tecnica(PDF) 29 Page - Toshiba Semiconductor

Il numero della parte TMP89FS60
Spiegazioni elettronici  8 Bit Microcontroller
PDF  410 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TOSHIBA [Toshiba Semiconductor]
Homepage  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP89FS60 Scheda tecnica(HTML) 29 Page - Toshiba Semiconductor

Back Button TMP89FS60 Datasheet HTML 25Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 26Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 27Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 28Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 29Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 30Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 31Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 32Page - Toshiba Semiconductor TMP89FS60 Datasheet HTML 33Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 410 page
background image
Page 15
TMP89FS60
RA001
2.3
System clock controller
2.3.1
Configuration
The system clock controller consists of a clock generator, a clock gear, a timing generator, a warm-up
counter and an operation mode control circuit.
Figure 2-3 System Clock Controller
2.3.2
Control
The system clock controller is controlled by system control register 1 (SYSCR1), system control register 2
(SYSCR2), the warm-up counter control register (WUCCR), the warm-up counter data register (WUCDR) and
the clock gear control register (CGCR).
Note 1: fcgck: Gear clock [Hz], fs: Low-frequency clock [Hz]
Note 2: Bits 2, 1 and 0 of SYSCR1 are read as "0". Bit 3 is read as "1".
System control register 1
SYSCR1
(0x0FDC)
76543
210
Bit Symbol
STOP
RELM
OUTEN
DV9CK
-
-
-
-
Read/Write
R/W
R/W
R/W
R/W
RRRR
After reset
00001
000
STOP
Activates the STOP mode
0 :
1 :
Operate the CPU and the peripheral circuits
Stop the CPU and the peripheral circuits (activate the STOP mode)
RELM
Selects the STOP mode release
method
0 :
1 :
Edge-sensitive release mode (Release the STOP mode at the rising edge
of the STOP mode release signal)
Level-sensitive release mode (Release the STOP mode at the "H" level of
the STOP mode release signal)
OUTEN
Selects the port output state in the
STOP mode
0 :
1 :
High impedance
Output hold
DV9CK
Selects the input clock to stage 9 of
the divider
0 :
1 :
fcgck/29
fs/4
Operation mode
control circuit
XTIN
XTOUT
Clock generator
fs
fc
System clock
INTWUC interrupt
System control register
Oscillation/stop control
Low-frequency clock
oscillation circuit
High-frequency
clock oscillation
circuit
XIN
XOUT
Timing
generator
fcgck
1/4
SYSCR1
SYSCR2
TBTCR
WUCCR
WUCDR
Clock gear control register
FCGCKSEL
STOP
DV9CK
XEN/XTEN
Warm-up counter
Clock gear
(x1/4,x1/2,x1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com