TMP89FS60 datasheet(97/410 Pages) TOSHIBA

97 / 410 page

Page 83

TMP89FS60

RA002

7.3.1

Enabling/disabling the voltage detection operation

Setting VDCR2<VDxEN> to "1" enables the voltage detection operation. Setting it to "0" disables the oper-

ation.

VDCR2<VDxEN> is cleared to "0" immediately after a power-on reset or a reset by an external reset input is

released.

Note:When the supply voltage (VDD) is lower than the detection voltage (VDxLVL), setting VDCR2<VDxEN> to "1"

generates a voltage detection interrupt request signal or a voltage detection reset signal at the time.

7.3.2

Selecting the voltage detection operation mode

If the voltage detection operation mode is set to generate voltage detection interrupt request signals

(VDCR1<VDxMOD>="0") and VDCR2<VDxEN> is set to "1", a voltage detection interrupt request signal is

generated when the supply voltage (VDD) becomes lower than the detection voltage (VDxLVL).

If the voltage detection operation mode is set to generate voltage detection reset signals (VDCR1<VDx-

MOD>="1") and VDCR2<VDxEN> is set to "1", a voltage detection reset signal is generated when the supply

voltage (VDD) becomes lower than the detection voltage (VDxLVL).

VDCR1 and VDCR2 are initialized by a power-on reset or an external reset input only. Therefore, the volt-

age detection reset signals are generated continuously, as long as the supply voltage (VDD) is lower than the

detection voltage (VDxLVL).

Note:If the voltage detection mode is set to generate voltage detection interrupt request signals and the supply volt-

age (VDD) becomes lower than the detection voltage (VDxLVL) in the STOP, IDLE0 or SLEEP0 mode, a volt-

age detection interrupt request signal is generated after the operation mode is released and returned to

NORMAL or SLOW mode.

Figure 7-2 Voltage Detection Interrupt Request Signal and Voltage Detection Reset Signal

7.3.3

Selecting the detection voltage level

Select a detection voltage at VDCR1<VDxLVL>.

7.3.4

Voltage detection flag and voltage detection status flag

The magnitude relation between the supply voltage (VDD) and the detection voltage (VDxLVL) can be

checked by reading VDCR1<VDxF> and VDCR1<VDxSF>.

If VDCR2<VDxEN> is set at "1", when the supply voltage (VDD) becomes lower than the detection voltage

(VDxLVL), VDCR1<VDxF> is set to "1" and is held in this state. VDCR1<VDxF> is not cleared to "0" when

the supply voltage (VDD) becomes equal to or higher than the detection voltage (VDxLVL).

When VDCR2<VDxEN> is cleared to "0" after VDCR1<VDxF> is set to "1", the previous state is still held.

To clear VDCR1<VDxF>, "0" must be written to it.

Detection voltage level

VDD level

Voltage detection interrupt

request signal

VDCR2<VDxEN>

Voltage detection reset signal

TMP89FS60 Scheda tecnica(PDF) 97 Page - Toshiba Semiconductor

TMP89FS60 Scheda tecnica(HTML) 97 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL