TMP89FS60 datasheet(99/410 Pages) TOSHIBA

99 / 410 page

Page 85

TMP89FS60

RA002

Figure 7-4 STOP Mode Release by VDCR1<VDxSF>

7.4

7.4.1

Setting procedure when the operation mode is set to generate voltage detection

interrupt request signals

When the operation mode is set to generate voltage detection interrupt request signal, make the following

setting:

In this case, setting VDCR2<SRSS> allows STOP mode to be released when the supply voltage (VDD)

becomes equal to or higher than the detection voltage (VDxLVL).

1. Clear the voltage detection circuit interrupt enable flag to "0".

2. Set the detection voltage at VDCR1<VDxLVL>(x=1 to 2).

3. Clear VDCR2<VDxMOD> to "0" to set the operation mode to generate voltage detection interrupt

request signals.

4. Set VDCR2<VDxEN> to "1" to enable the voltage detection operation.

5. Wait for 5 [us] or more until the voltage detection circuit becomes stable.

6. Make sure that VDCR1<VDxSF> is "0".

7. Clear the voltage detection circuit interrupt latch to "0" and set the interrupt enable flag to "1" to

enable interrupts.

Note:If the set value of detection voltage (VDxLVL) is close to the supply voltage (VDD), voltage detection request

signals may be generated frequently. At the return from the voltage detection interrupt processing, execute

appropriate wait processing depending on fluctuations in the system power supply and clear the interrupt

latch.

7.4.2

Setting procedure when the operation mode is set to generate voltage detection

reset signals

When the operation mode is set to generate voltage detection reset signals, make the following setting:

1. Clear the voltage detection circuit interrupt enable flag to "0".

2. Set the detection voltage at VDCR1<VDxLVL>(x=1 to 2).

3. Clear VDCR2<VDxMOD> to "0" to set the operation mode to generate voltage detection interrupt

request signals.

4. Set VDCR2<VDxEN> to "1" to enable the voltage detection operation.

5. Wait for 5 [us] or more until the voltage detection circuit becomes stable.

6. Make sure that VDCR1<VDxSF> is "0".

7. Set VDCR2<VDxMOD> to "1" to set the operation mode to generate voltage detection reset signals.

Note 1: VDCR1 and VDCR2 are initialized by a power-on reset or an external reset input only. If the supply voltage

(VDD) becomes lower than the detection voltage (VDxLVL) in the period from release of the voltage detec-

tion reset until clearing of VDCR2<VDxEN> to "0", a voltage detection reset signal is generated immedi-

ately.

Detection voltage level

Voltage detection interrupt

request signal

STOP mode is released at the falling

edge of VDCR1<VDxSF>

VDD level

VDCR1<VDxSF>

STOP mode is released at the falling

edge of VDCR1<VDxSF>

NORMAL mode

STOP mode

STOP mode is

activated by

programming.

STOP mode is

activated by

programming.

STOP mode

Warm-up

NORMAL mode

Warm-up

TMP89FS60 Scheda tecnica(PDF) 99 Page - Toshiba Semiconductor

TMP89FS60 Scheda tecnica(HTML) 99 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL