WM8281ECSSLASHR datasheet(91/392 Pages) CIRRUS

91 / 392 page

WM8281

Rev 4.0

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R3788

(0ECCh)

HPLPF4_

LHPF4_MODE

Low/High Pass Filter 4 Mode

0 = Low-Pass

1 = High-Pass

LHPF4_ENA

Low/High Pass Filter 4 Enable

0 = Disabled

1 = Enabled

R3789

(0ECDh)

HPLPF4_

15:0

LHPF4_COEFF

[15:0]

0000h

Low/High Pass Filter 4 Frequency

Coefficient

Refer to WISCE evaluation board control

software for the deriviation of this field

value.

Table 17 Low Pass Filter / High Pass Filter Control

The WM8281 performs automatic checks to confirm that the SYSCLK frequency is high enough to

support the commanded LHPF and digital mixing functions. If an attempt is made to enable an LHPF

signal path, and there are insufficient SYSCLK cycles to support it, then the attempt will be

unsuccessful. (Note that any signal paths that are already active will not be affected under these

circumstances.)

The Underclocked Error can be monitored us

ing the GPIO and/or Interrupt functions. See “General

Purpose Input / Output

” and “Interrupts” for further details.

The FX_STS field in Register R3585 indicates the status of each of the EQ, DRC and LHPF signal

paths. If an Underclocked Error condition occurs, then this register provides readback of which EQ,

DRC or LHPF signal path(s) have been successfully enabled.

The status bits in Registers R1600 to R3000 indicate the status of each of the digital mixers. If an

Underclocked Error condition occurs, then these bits provide readback of which mixer(s) have been

successfully enabled.

WM8281ECS/R Scheda tecnica(PDF) 91 Page - Cirrus Logic

WM8281ECS/R Scheda tecnica(HTML) 91 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL