Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

WM8281ECS/R Scheda tecnica(PDF) 40 Page - Cirrus Logic

Il numero della parte WM8281ECS/R
Spiegazioni elettronici  Low Power Audio System with Ambient Noise Cancellation and Echo Cancellation
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8281ECS/R Scheda tecnica(HTML) 40 Page - Cirrus Logic

Back Button WM8281ECS/R Datasheet HTML 36Page - Cirrus Logic WM8281ECS/R Datasheet HTML 37Page - Cirrus Logic WM8281ECS/R Datasheet HTML 38Page - Cirrus Logic WM8281ECS/R Datasheet HTML 39Page - Cirrus Logic WM8281ECS/R Datasheet HTML 40Page - Cirrus Logic WM8281ECS/R Datasheet HTML 41Page - Cirrus Logic WM8281ECS/R Datasheet HTML 42Page - Cirrus Logic WM8281ECS/R Datasheet HTML 43Page - Cirrus Logic WM8281ECS/R Datasheet HTML 44Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 392 page
background image
WM8281
40
Rev 4.0
SLIMBUS INTERFACE TIMING
SLIMDAT
TDV
TCLKL
TCLKH
VIH
VIL
TSETUP
TH
VIH, VOH
VIL, VOL
SLIMCLK
VIL, VIH are the 35%/65% levels of the respective inputs.
VOL, VOH are the 20%/80% levels of the respective outputs.
The SLIMDAT output delay (TDV) is with respect to the input pads of all receiving devices.
Figure 11 SLIMbus Interface Timing
The signal timing information shown in Figure 11 describe the timing requirements of the SLIMbus
interface as a whole, not just the WM8281 device. Accordingly, the following should be noted:
TDV is the propagation delay from the rising SLIMCLK edge (at WM8281 input) to the
SLIMDAT output being achieved at the input to all devices across the bus.
TSETUP is the set-up time for SLIMDAT input (at WM8281), relative to the falling SLIMCLK
edge (at WM8281).
TH is the hold time for SLIMDAT input (at WM8281) relative to the falling SLIMCLK edge (at
WM8281).
For more details of the interface timing, refer to the MIPI Alliance Specification for Serial Low-power
Inter-chip Media Bus (SLIMbus).
Test Conditions
The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
SLIMCLK Input
SLIMCLK cycle time
35
ns
SLIMCLK pulse width high
TCLKH
12
ns
SLIMCLK pulse width low
TCLKL
12
ns
SLIMCLK Output
SLIMCLK cycle time
40
ns
SLIMCLK pulse width high
TCLKH
12
ns
SLIMCLK pulse width low
TCLKL
12
ns
SLIMCLK slew rate
(20% to 80%)
CLOAD = 15pF,
SLIMCLK_DRV_STR=0
SRCLK
0.09 x
VDBVDD1
0.22 x
VDBVDD1
V/ns
CLOAD = 70pF,
SLIMCLK_DRV_STR=0
0.02 x
VDBVDD1
0.05 x
VDBVDD1
CLOAD = 70pF,
SLIMCLK_DRV_STR=1
0.04 x
VDBVDD1
0.11 x
VDBVDD1
SLIMDAT Input
SLIMDAT setup time to SLIMCLK falling edge
TSETUP
3.5
ns
SLIMDAT hold time from SLIMCLK falling edge
TH
2
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com