Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9546/PCBZ Scheda tecnica(PDF) 101 Page - Analog Devices

Il numero della parte AD9546/PCBZ
Spiegazioni elettronici  Dual DPLL Digitized Clock Synchronizer
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9546/PCBZ Scheda tecnica(HTML) 101 Page - Analog Devices

Back Button AD9546/PCBZ Datasheet HTML 97Page - Analog Devices AD9546/PCBZ Datasheet HTML 98Page - Analog Devices AD9546/PCBZ Datasheet HTML 99Page - Analog Devices AD9546/PCBZ Datasheet HTML 100Page - Analog Devices AD9546/PCBZ Datasheet HTML 101Page - Analog Devices AD9546/PCBZ Datasheet HTML 102Page - Analog Devices AD9546/PCBZ Datasheet HTML 103Page - Analog Devices AD9546/PCBZ Datasheet HTML 104Page - Analog Devices AD9546/PCBZ Datasheet HTML 105Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 205 page
background image
Data Sheet
AD9546
Rev. 0 | Page 101 of 205
Each Q divider has a dedicated pair of generators: one for
generating randomized clock signals (PRBS) and another for
supporting burst or gapped clock applications (N shot), as
shown by the expanded detail of N shot/PRBS Generator A in
Figure 68. Two bits are associated with each Q divider with one
bit for the N shot function and one bit for the PRBS function
per Table 68.
Table 68. Register Address and Bit Assignments for the
N Shot and PRBS Functions
Q Divider
Register
Address
N Shot
Function Bit
PRBS
Function Bit
Q0A
0x10D4
D0
D1
Q0AA
0x10D4
D2
D3
Q0B
0x10D4
D4
D5
Q0BB
0x10D4
D6
D7
Q0C
0x10D5
D0
D1
Q0CC
0x10D5
D2
D3
Q1A
0x14D4
D0
D1
Q1AA
0x14D4
D2
D3
Q1B
0x14D4
D4
D5
Q1BB
0x14D4
D6
D7
Table 69 shows how the PRBS and N shot function bit values
select different output clock functions.
Table 69. N Shot/PRBS Output Clock Function Selections
PRBS Function
N Shot Function
Output Clock Function
0
0
Normal clock (Q divider)
0
1
Burst or gapped clock
1
0
Randomized clock
1
1
Not applicable
Although it is physically possible to set both function bits to
Logic 1, the user must avoid doing so because Logic 1 is an
undefined mode and may result in unspecified device behavior.
RANDOMIZED CLOCK (PRBS)
When the randomized clock function is in effect, the output
clock signal is a pseudorandom sequence of high and low
output levels generated at the rate of the associated Q divider.
Figure 69 shows a representation of the output clock signal.
The spectrum of a normal clock signal (square wave) is a series
of line spectra consisting of the fundamental clock frequency
and its associated harmonics. The main purpose of a PRBS
clock (or spread spectrum clock) is to broaden the spectral line
of the fundamental while at the same time reducing the
magnitude of the harmonic spectral lines.
Because the user can program more than one output of the
AD9546 as a spread spectrum clock, each of the 10 PRBS
generators produces a unique PRBS sequence, which prevents
the possibility of correlated crosstalk between outputs enabled
for PRBS clock generation. All 10 PRBS generators use
17th-order generator polynomials, which means the PRBS
sequence is inherently periodic over a period of 217 − 1 (131,071)
Q divider output cycles.
N SHOT (JESD204B AND GAPPED CLOCKING)
N Shot Overview
The ability of the AD9546 to generate JESD204B clock signals
and gapped clock signals derives from the N shot generators.
Each N shot generator operates at the rate of the Q divider
output. The user has control over whether the N shot generator
produces a periodic output clock pattern or a single-burst
pattern. In either case, triggering a pattern is via Bit 0 of
Register 0x2101 for PLL0 and Register 0x2201 for PLL1.
Alternatively, an external signal can serve as the N shot trigger
via an Mx pin (see the Status and Control Pins section).
As shown in Figure 68, the N shot parameters (trigger, mode,
gap, and N) apply to all N shot generators in a PLL channel. As
such, the N shot parameters are common to all outputs in a
channel that have burst or gapped clock functionality enabled (per
Table 69).
Using the N shot generators imposes a minimum divide ratio of
8 on Q dividers configured for N shot functionality.
Q DIVIDER
OUTPUT
PRBS
SEQUENCE
0
1
CLOCK
OUTPUT
Q DIVIDER PERIOD BASED ON ITS INPUT CLOCK AND DIVIDE RATIO
0
1
0
1
0
1
0
1
0
1
0
1
0
1
TIME
Figure 69. PRBS Clock Signal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com