| Motore di ricerca datesheet componenti elettronici |
|
WM8281ECS/R Scheda tecnica(PDF) 162 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8281ECS/R Scheda tecnica(HTML) 162 Page - Cirrus Logic |
|
162 / 392 page ![]() WM8281 162 Rev 4.0 AIF TDM AND TRI-STATE CONTROL The AIFn output pins are tri-stated when the AIFn_TRI register is set. Note that, when a GPIOn pin is configured as a GPIO, this pin is not affected by the respective AIFn_TRI register. See “General Purpose Input / Output ” to configure the GPIO pins. Under default conditions, the AIFnTXDAT output is held at logic 0 when the WM8281 is not transmitting data (ie. during timeslots that are not enabled for output by the WM8281). When the AIFnTX_DAT_TRI register is set, the WM8281 tri-states the respective AIFnTXDAT pin when not transmitting data, allowing other devices to drive the AIFnTXDAT connection. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1281 (0501h) AIF1 Tx Pin Ctrl 5 AIF1TX_DAT_TR I 0 AIF1TXDAT Tri-State Control 0 = Logic 0 during unused timeslots 1 = Tri-stated during unused timeslots R1283 (0503h) AIF1 Rate Ctrl 6 AIF1_TRI 0 AIF1 Audio Interface Tri-State Control 0 = Normal 1 = AIF1 Outputs are tri-stated Note that the GPIO1 pin is only tri-stated by this register when it is configured as AIF1TXLRCLK. Table 43 AIF1 TDM and Tri-State Control REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1345 (0541h) AIF2 Tx Pin Ctrl 5 AIF2TX_DAT_TR I 0 AIF2TXDAT Tri-State Control 0 = Logic 0 during unused timeslots 1 = Tri-stated during unused timeslots R1347 (0543h) AIF2 Rate Ctrl 6 AIF2_TRI 0 AIF2 Audio Interface Tri-State Control 0 = Normal 1 = AIF2 Outputs are tri-stated Note that the GPIO2 pin is only tri-stated by this register when it is configured as AIF2TXLRCLK. Table 44 AIF2 TDM and Tri-State Control REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1409 (0581h) AIF3 Tx Pin Ctrl 5 AIF3TX_DAT_TR I 0 AIF3TXDAT Tri-State Control 0 = Logic 0 during unused timeslots 1 = Tri-stated during unused timeslots R1411 (0583h) AIF3 Rate Ctrl 6 AIF3_TRI 0 AIF3 Audio Interface Tri-State Control 0 = Normal 1 = AIF3 Outputs are tri-stated Note that the GPIO3 pin is only tri-stated by this register when it is configured as AIF3TXLRCLK. Table 45 AIF3 TDM and Tri-State Control |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |