Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

WM8281ECS/R Scheda tecnica(PDF) 128 Page - Cirrus Logic

Il numero della parte WM8281ECS/R
Spiegazioni elettronici  Low Power Audio System with Ambient Noise Cancellation and Echo Cancellation
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8281ECS/R Scheda tecnica(HTML) 128 Page - Cirrus Logic

Back Button WM8281ECS/R Datasheet HTML 124Page - Cirrus Logic WM8281ECS/R Datasheet HTML 125Page - Cirrus Logic WM8281ECS/R Datasheet HTML 126Page - Cirrus Logic WM8281ECS/R Datasheet HTML 127Page - Cirrus Logic WM8281ECS/R Datasheet HTML 128Page - Cirrus Logic WM8281ECS/R Datasheet HTML 129Page - Cirrus Logic WM8281ECS/R Datasheet HTML 130Page - Cirrus Logic WM8281ECS/R Datasheet HTML 131Page - Cirrus Logic WM8281ECS/R Datasheet HTML 132Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 392 page
background image
WM8281
128
Rev 4.0
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R5120
(1400h)
DSP4
Control 1
4
DSP4_MEM_EN
A
1
DSP4 Memory Control
0 = DSP4 memory is cleared when
DSP4_SYS_ENA=0, and during Hardware
Reset or Software Reset.
1 = DSP4 memory is retained when
DSP4_SYS_ENA=0. DSP4 memory is
retained during Hardware Reset and
Software Reset.
2
DSP4_SYS_ENA
0
DSP4 Clock Enable
0 = Disabled
1 = Enabled
The DSP4 Clock must be enabled for
DSP4 firmware register access, code
execution, or DMA operation.
The DSP4 Core must be reset (by writing
DSP4_CORE_ENA=0) when disabling the
DSP4 Clock.
R5121
(1401h)
DSP4
Clocking 1
2:0
DSP4_CLK_SEL
[2:0]
000
DSP4 Clock Frequency Select
000 = 6.144MHz (5.6448MHz)
001 = 12.288MHz (11.2896MHz)
010 = 24.576MHz (22.5792MHz)
011 = 49.152MHz (45.1584MHz)
100 = 73.728MHz (67.7376MHz)
101 = 98.304MHz (90.3168MHz)
110 = 147.456MHz (135.4752MHz)
111 = Reserved
The DSP4 Clock must be less than or
equal to the SYSCLK frequency. The
frequencies must also be integer-related
(eg. divide by 1, 2, 3 etc.).
The frequencies in brackets apply for
44.1kHz-related sample rates only (ie.
SAMPLE_RATE_n = 01XXX).
R5124
(1404h)
DSP4
Status 1
0
DSP4_RAM_RD
Y
0
DSP4 Memory Status
0 = Not ready
1 = Ready
Note - DSP4 memory should not be
accessed until this bit has been set.
R5126
(1406h)
DSP4
Status 3
3:1
DSP4_CLK_SEL
_STS [2:0
000
DSP4 Clock Frequency
(Read only, Only valid when the
respective DSP Clock is enabled)
000 = 6.144MHz (5.6448MHz)
001 = 12.288MHz (11.2896MHz)
010 = 24.576MHz (22.5792MHz)
011 = 49.152MHz (45.1584MHz)
100 = 73.728MHz (67.7376MHz)
101 = 98.304MHz (90.3168MHz)
110 = 147.456MHz (135.4752MHz)
111 = Reserved
The frequencies in brackets apply for
44.1kHz-related sample rates only (ie.
SAMPLE_RATE_n = 01XXX).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com