HC05V7GRSSLASHD datasheet(39/170 Pages) NXP

39 / 170 page

SECTION 4: CPU CORE

Page 25

MC68HC05V7 Specification Rev. 1.0

SECTION 4

CPU CORE

The MC68HC05V7 has a 16K memory map. Therefore it uses only the lower 14 bits of the

address bus. In the following discussion the upper 2 bits of the address bus can be ignored.

Also, the STOP instruction may be selected to act as either the normal STOP instruction or

pull a reset by means of a mask option. All other instructions and registers behave as

described in this chapter.

4.1

REGISTERS

The MCU contains five registers that are hard-wired within the CPU and are not part of the

memory map. These five registers are shown in Figure 4-1 and are described in the

following paragraphs.

Figure 4-1:

MC68HC05 Programming Model

4.1.1

ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register, as shown in Figure 4-1. The CPU uses

the accumulator to hold operands and results of arithmetic calculations or nonarithmetic

operations. The accumulator is unaffected by a reset of the device.

4.1.2

INDEX REGISTER (X)

The index register shown in Figure 4-1 is an 8-bit register that can perform two functions:

•

Indexed addressing

•

Temporary storage

CONDITION CODE REGISTER

ACCUMULATOR

INDEX REGISTER

STACK POINTER

111

PROGRAM COUNTER

NZC

HALF-CARRY BIT (FROM BIT 3)

INTERRUPT MASK

NEGATIVE BIT

ZERO BIT

CARRY BIT

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05V7GRS/D Scheda tecnica(PDF) 39 Page - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL