Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HC05V7GRS/D Scheda tecnica(PDF) 47 Page - NXP Semiconductors

Il numero della parte HC05V7GRS/D
Spiegazioni elettronici  Low cost, HC05 Core
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 47 Page - NXP Semiconductors

Back Button HC05V7GRS/D Datasheet HTML 43Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 44Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 45Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 46Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 47Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 48Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 49Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 50Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 51Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 170 page
background image
SECTION 5: INTERRUPTS
Page 33
MC68HC05V7 Specification Rev. 1.0
Figure 5-2:
IRQ Function Block Diagram
The IRQ pin is one source of an external interrupt. All Port A pins (PA0 thru PA7) and/or all
Port C pins (PC0 thru PC7) act as other external interrupt sources. These sources each
have their own interrupt latch but are all combined into a single external interrupt request.
The Port A and Port C interrupt sources are negative (falling) edge sensitive only. Note
that all Port A pins and all Port C pins are ANDed together, if configured as an input, to form
the negative edge signal which sets the corresponding flag bits. A high to low transition on
any Port A or Port C pin configured as an input will therefore set the respective flag bit. If a
Port A or Port C pin is an input and is not used as a switch input in the system, it must
remain high to prevent spurious interrupts from occurring. Refer to 9.1.3 PORT A/C I/O PIN
INTERRUPTS for more detail on Port A/Port C interrupts. The IRQ pin interrupt source may
be selected to be either edge sensitive or edge and level sensitive through a mask option
or an MOR bit. If the EDGE sensitive interrupt option is selected for the IRQ pin, only the
IRQ
LATCH
R
VD
IRQ Pin
IRQE
LEVEL
(MASK option)
IRQF
to IRQ
processing
in CPU
IRQA
to BIH & BIL
instruction
sensing
RST
PA0
PA7
VD
IRQPA
LATCH
R
IRQPAE
R
IRQPCE
IRQPAF
IRQPCF
IRQ Vector Fetch
VD
VD
VD
VD
IRQPC
LATCH
DDRA0
DDRA7
PC0
PC7
DDRC0
DDRC7
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com