Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HC05V7GRS/D Scheda tecnica(PDF) 96 Page - NXP Semiconductors

Il numero della parte HC05V7GRS/D
Spiegazioni elettronici  Low cost, HC05 Core
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 96 Page - NXP Semiconductors

Back Button HC05V7GRS/D Datasheet HTML 92Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 93Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 94Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 95Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 96Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 97Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 98Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 99Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 100Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 170 page
background image
SECTION 13: PULSE WIDTH MODULATOR
Page 82
MC68HC05V7 Specification Rev. 1.0
and PSB values. For instance a PWM output of E/512 can be obtained with either
PSA1:PSA0 = 10 and PSB3-PSB0 = 0001 or PSA1:PSA0 = 01 and PSB3-PSB0 = 1000.
This scheme allows for 38 unique frequency selections.
13.2.2
PWM DATA REGISTERS
The PWM system has one 8-bit data register which hold the duty cycle for each PWM
output in the least significant 6 bits. The data bits in this register are unaffected by RESET.
Figure 13-6:
PWM Data Register
POL - PWM Polarity
1 = PWM pulse is active high.
0 = PWM pulse is active low.
13.3
PWM DURING WAIT MODE
The PWM continues normal operation during WAIT mode. To decrease power
consumption during WAIT, it is recommended that the rate select bits in the PWM Control
Register be cleared if the PWM is not being used.
13.4
PWM DURING STOP MODE
In STOP mode the oscillator is stopped causing the PWM to cease functioning. Any signal
in process is aborted in whatever phase the signal happens to be in.
13.5
PWM DURING RESET
Upon RESET the PSA0 and PSA1 bits in PWM CONTROL are cleared. This disables the
PWM system and sets the PWMA output low. The user should write to the data registers
prior to enabling the PWM system (for example, prior to setting PSA1 or PSA0). This will
avoid an erroneous duty cycle from being driven.
11
0000-1111
fosc/16
fosc/16-fosc/
256
fosc/1024-
fosc/16384
Table 13-1:
PWM Clock Rate
PSA1:PSA0
PSB3-PSB0
RCLK
SCLK
PWM OUT
1
——————
RESET:
POL
D5
D4
D3
D2
D1
D0
-
$30
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com