Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HC05V7GRS/D Scheda tecnica(PDF) 60 Page - NXP Semiconductors

Il numero della parte HC05V7GRS/D
Spiegazioni elettronici  Low cost, HC05 Core
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 60 Page - NXP Semiconductors

Back Button HC05V7GRS/D Datasheet HTML 56Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 57Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 58Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 59Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 60Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 61Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 62Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 63Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 64Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 170 page
background image
SECTION 7: POWER SUPPLY AND REGULATION
Page 46
MC68HC05V7 Specification Rev. 1.0
secondary regulator is always enabled (regardless of the mask option selection) but
consumes significantly less power than the primary regulator. The secondary regulator will
provide sufficient voltage to the control logic provided VBATT remains above the minimum
voltage.
7.2
MISCELLANEOUS REGISTER
The software power supply management functions are performed through the
MISCELLANEOUS
register
located
at
$002F.
Although
the
OCE
bit
of
the
MISCELLANEOUS register is unrelated to the power supply, it will be described here.
Figure 7-1:
Miscellaneous Register
7.2.1
IGNS - Ignition status bit
This is a read only status bit which indicates the state of the VIGN pin.
0 - The VIGN pin is less than the VIL level for this pin.
1 - The VIGN pin is greater than the VIH level for this pin.
WARNING: There is not hysteresis or hardware debounce on the VIGN pin and hence, in
the state of this bit. This bit cannot be read unless the Regulator option is enabled.
See 17.3 DC ELECTRICAL CHARACTERISTICS for VIH and VIL levels.
7.2.2
OCE - Output compare enable
This bit controls the function of the PB6 pin.
0 - PB6 functions as a normal I/O pin.
1 - PB6 becomes the TCMP output pin for the 16-bit timer.
See SECTION 11 16-BIT TIMER for a description of the TCMP function.
Reset clears this bit.
7.2.3
PDC - Power Down Control
This bit controls the internal primary voltage regulator.
0 - Disables the internal primary voltage regulator.
1 - Enables the internal primary voltage regulator.
IGNS
MISCELLANEOUS REGISTER
$002F
W
R
PDC
UNIMPLEMENTED
READ
WRITE
ADDR
1
0
2
3
4
5
6
7
REGISTER
0
OCE
0
0
0
-
0
------
reset
0
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com