HC05V7GRSSLASHD datasheet(71/170 Pages) NXP

71 / 170 page

SECTION 8: LOW-POWER MODES

Page 57

MC68HC05V7 Specification Rev. 1.0

SECTION 8

LOW-POWER MODES

The MC68HC05V7 is capable of running in one of several low-power operational modes.

The WAIT and STOP instructions provide two modes that reduce the power required for

the MCU by stopping various internal clocks and/or the on-chip oscillator. The STOP and

WAIT instructions are not normally used if the COP Watchdog Timer is enabled. A mask

option is provided to convert the STOP instruction to an internal reset. The flow of the STOP

and WAIT modes is shown in Figure 8-2.

8.1

STOP INSTRUCTION

The STOP instruction can result in one of two operations depending on the Mask Options.

If the STOP option is enabled, the STOP instruction operates like the STOP in normal

MC68HC05 family members and places the device in the low power STOP Mode. If the

STOP option is disabled, the STOP instruction will cause a chip reset when executed.

8.1.1

STOP MODE

Execution of the STOP instruction, with the proper mask option, places the MCU in its

lowest power consumption mode. In the STOP Mode the internal oscillator is turned off,

halting

all internal processing, including the COP Watchdog Timer.

During the STOP mode, the TCR bits are altered to remove any pending timer interrupt

request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit

in the CCR is cleared and the IRQE mask is set in the ICSR to enable external interrupts.

All other registers and memory remain unaltered. All input/output lines remain unchanged.

The processor can be brought out of the STOP mode only by an external interrupt or reset.

The MCU can be brought out of the STOP Mode by only one of the following:

•

IRQ pin external interrupt

•

Externally or internally generated RESET

•

Falling edge on any Port A or Port C pin (if enabled)

•

Rising edge on the MDLC BUS pin

When exiting the STOP Mode, the internal oscillator will resume after a 4064 internal

processor clock cycle oscillator stabilization delay, as shown in Figure 8-1.

NOTE:

Execution of the STOP instruction with the proper mask option will cause

the oscillator to stop and therefore disable the COP Watchdog Timer. If

the COP Watchdog Timer is to be used, the STOP Mode should be

disabled by selecting the proper mask option. See 6.2.3.4 COP

WATCHDOG TIMER CONSIDERATIONS for more details.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05V7GRS/D Scheda tecnica(PDF) 71 Page - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 71 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL