HC05V7GRSSLASHD datasheet(48/170 Pages) NXP

48 / 170 page

SECTION 5: INTERRUPTS

Page 34

MC68HC05V7 Specification Rev. 1.0

IRQ latch output can activate an IRQF ﬂag which creates an interrupt request to the CPU

to generate the external interrupt sequence.

When edge sensitivity is selected for the IRQ interrupt, it is sensitive to the following cases:

•

Falling edge on the IRQ pin.

•

Falling edge on any Port A or Port C pin with IRQ enabled.

If the LEVEL option selected, the active low state of the IRQ pin can also activate an IRQF

flag, which creates an IRQ request to the CPU to generate the IRQ interrupt sequence.

When edge and level sensitivity is selected for the IRQ interrupt, it is sensitive to the

following cases:

•

Low level on the IRQ pin.

•

Falling edge on the IRQ pin.

•

Falling edge on any Port A or Port C pin with IRQ enabled.

The IRQE enable bit controls whether an active IRQF flag (IRQ pin interrupt) can generate

an IRQ interrupt sequence. The IRQPAE enable bit controls whether an active IRQPAF flag

(Port A interrupt) can generate an IRQ interrupt sequence. The IRQPCE enable bit controls

whether an active IRQPCF flag (Port C interrupt) can generate an IRQ interrupt sequence.

The IRQ interrupt is serviced by the interrupt service routine located at the address

specified by the contents of $3FFA and $3FFB.

The IRQF latch is automatically cleared by entering the interrupt service routine to maintain

compatibility with existing M6805 interrupt servicing protocol. To allow the user to identify

the source of the interrupt, the port interrupt flags (IRQPAF and IRQPCF) are not cleared

automatically. These flags must be cleared within the interrupt handler prior to exit in order

to prevent repeated re-entry. This is achieved by writing a logic one to the IRQA (IRQ

acknowledge) bit, which will clear all pending IRQ interrupts (including a pending IRQ pin

interrupt).

The interrupt request flags (IRQPAF and IRQPCF) are read only and cannot be cleared by

writing to them. The acknowledge flag always reads as a logic 0. Together, these features

permit the safe use of read-modify-write instructions (for example, BSET, BCLR) on the

ICSR.

NOTE:

Although read modify write instruction use is allowable on the ICSR, shift

operations should be avoided due to the possibility of inadvertently setting

the IRQA.

5.5.1

IRQ CONTROL/STATUS REGISTER (ICSR) $1F

The IRQ interrupt function is controlled by the ICSR located at $001F. All unused bits in the

ICSR will read as logic zeros. The IRQF bit is cleared and IRQE bit is set by reset.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05V7GRS/D Scheda tecnica(PDF) 48 Page - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 48 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL